Exploring concentration and channel slicing in on-chip network router

Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009

Volumn , Issue , 2009, Pages 276-285

  Kumar, Prabhat ^a   Pan, Yan ^a   Kim, John ^b   Memik, Gokhan ^a   Choudhary, Alok ^a  

^a NORTHWESTERN UNIVERSITY   (United States)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COST-EFFICIENT; HYBRID IMPLEMENTATION; ON CHIPS; ON-CHIP NETWORKS; REDUCTION IN AREA;

BIOLOGICAL MATERIALS; CONCENTRATION (PROCESS); ELECTRIC NETWORK TOPOLOGY; EMBEDDED SYSTEMS;

ROUTERS;

EID: 70349974617     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2009.5071477     Document Type: Conference Paper

References (27)

1. Cray XI.http://www.cray.com/products/xl/.
2. A. Agarwal, L. Bao, J. Brown, B. Edwards, M. Mattina, C.-C. Miao, C. Ramey, and D. Wentzlaff. Tile Processor: Embedded Multicore for Networking and Multimedia. In Hot Chips 19, Stanford, CA, Aug. 2007.
3. N. Agarwal, L. S. Pen, and N. Jha. Garnet: A detailed interconnection network model inside a full-system simulation framework. Technical report, Dept. of Electrical Engineering, Princeton University, Feb. 2008.
4. J. Balfour and W. J. Dally. Design tradeoffs for tiled cmp on-chip networks. In Proc. of the International Conference on Supercomputing (ICS), pages 187-198, Cams, Queensland, Australia, 2006.
5. L. Benini and G. De Micheli. Networks on chips: A new soc paradigm. In IEEE Computer, volume 35.
6. G. Chen, H. Chen, M. Haurylau, N. Nelson, P. M. Fauchet, E. Friedman, and D. Albonesi. Predictions of cmos compatible on-chip optical interconnect. In 7th International Workshop on System-Level Interconnect Prediction (SLIP), pages 13-20, San Francisco, CA, 2005.
7. W. J. Dally. Virtual-channel flow control. In IEEE Transactions on Parallel and Distributed Systems, volume 3, pages 194-205, 1992.
8. W. J. Dally and T. B. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishing Inc., 2004.
9. W. J. Dally and B. Towles. Route packets, not wires: on-chip inteconnection networks. In Proc. of Design Automation Conference (DAC), pages 684-689, Las Vegas, NV, Jun 2001.
10. R. Das, S. Eachempati, A. Mishra, V. Narayanan, and C. Das. Design and evaluation of a hierarchical on-chip interconnect for next-generation cmps. In International Symposium on High-Performance Computer Architecture (HPCA), pages 175-186, Raleigh, NC, USA, Feb. 2009.
11. R. Das, A. K. Mishra, C. Nicopolous, D. Park, V. Narayanan, R. Iyer, and C. R. Das. Performance and power optimization through data compression in network-on-chip architectures. In International Symposium on High-Performance Computer Architecture (HPCA), pages 215-225, Salt Lake City, UT, 2008.
12. B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu. Express cube topologies for on-chip interconnects. In International Symposium on High-Performance Computer Architecture (HPCA), pages 163-174, Raleigh, NC, 2009.
13. M. J. Karol, M. G. Hluchyj, and S. P. Morgan. Input versus output queuing on a space-division packet switch. In IEEE Transaction on Communications (COM-35), pages 1347-1356, 1987.
14. J. Kim, J. Balfour, and W. J. Dally. Flattened butterfly topology for on-chip networks. In IEEE/ACM International Symposium on Micro architecture (MICRO), Chicago, Illinois, Dec. 2007.
15. A. Kumar, L. S. Peh, and N. K. Jha. Token flow control. In IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 342-353, Lake Como, Italy, 2008.
16. A. Kumar, L. S. Peh, P. Kundu, and N. K. Jha. Express virtual channels: Towards the ideal interconnection fabric. In Proc. of the International Symposium on Computer Architecture (ISCA), pages 150-161, San Diego, CA, June 2007.
17. M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's general execution-driven multiprocessor simulator (gems) toolset. ACM SIGARCH Computer Architecture News, 33(4):92-99, Sep. 2005.
18. J. F. Martinez, J. Torrellas, and J. Duato. Improving the performance of bristled cc-numa systems using virtual channels and adaptivity. In Proc. of the International Conference on Supercomputing (ICS), pages 202-209, Rhodes, Greece, June 1999.
19. N. McKeown. The islip scheduling algorithm for input-queued switches. In IEEE/ACM Transactions on Networking, volume 7, pages 188-201, Apr. 1999.
20. R. Mullins, A. West, and S. Moore. Low-latency virtual-channel routers for on-chip networks. In Proc. of the International Symposium on Computer Architecture (ISCA), page 188, Munchen, Germany, June 2004.
21. R. Narayanan, B. Ozisikyilmaz, J. Zambreno, G. Memik, and A. Choudhary. Minebench: A benchmark suite for data mining workloads. In IEEE International Symposium on Workload Characterization (IISCW), pages 182-188, San Jose, CA, 2006.
22. Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. Choudhary. Firefly: Illuminating future network-on-chip with nanophotonics. In To appear in International Symposium on Computer Architecture (ISCA), Austin, TX, 2009.
23. K. Sankaralingam and e. al. Distributed microarchitectural protocols in the trips prototype processor. In IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 480-491, Orlando, FL, 2006.
24. S. Scott, D. Abts, J. Kim, and W. J. Dally. The black-widow high-radix clos network. In Proc. of the International Symposium on Computer Architecture (ISCA), pages 16-28, Boston, MA, June 2006.
25. M. B. Taylor, W. Lee, S. Amarashinghe, and A. Agarwal. Scalar operand networks: On-chip interconnect for ilp in partitioned architectures. In International Symposium on High-Performance Computer Architecture (HPCA), pages 341-353, Anaheim, CA, 2003.
26. S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erra-guntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. An 80-tile sub-100-w teraflops processor in 65-nm cmos. 43(1):29-41, 2008.
27. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The splash-2 programs: Characterization and methodological considerations. In Proc. of the International Symposium on Computer Architecture (ISCA), pages 24-36, Santa Margherita Ligure, Italy, Jun. 1995.