Optimization of driver preemphasis for on-chip interconnects

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 9, 2009, Pages 2033-2041

  Bai, Yun ^a   Wong, S Simon ^b  

^a ADVANCED MICRO DEVICES   (United States)

^b Stanford University   (United States)

Author keywords

Inverse Laplace transform; Laplace transform; Lossy transmission lines; Power series expansion; Preemphasis; Transmission matrix; Two port network

Indexed keywords

INVERSE PROBLEMS; LAPLACE TRANSFORMS; VOLTAGE REGULATORS;

INVERSE LAPLACE TRANSFORM; LOSSY TRANSMISSION LINE; POWER SERIES EXPANSIONS; PRE-EMPHASIS; TRANSMISSION MATRIX; TWO-PORT NETWORK;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 70349254180     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2011593     Document Type: Article

References (17)

1. Semiconductor Industry Association, San Jose, CA, "The National Technology Roadmap for Semiconductors, 2005.
2. R. Ho, K. W. Mai, and M. Horowitz, "The future of wires," Proc. IEEE, vol. 89, no. 4, pp. 490-504, Apr. 2001.
3. J. Lee and H.-J. Lee, "Wire optimization for multimedia SoC and SiP designs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 8, Sep. 2008.
4. P. Caputa and C. Svensson, "Well-behaved global on-chip interconnect," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 2, pp. 318-323, Feb. 2005.
5. W. J. Dally and J. W. Poulton, Digital Systems Engineering. Cambridge, U.K.: Cambridge Univ. Press, 1998.
6. V. Adler and E. G. Friedman, "Repeater design to reduce delay and power in resistive interconnect," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 5, pp. 607-616, May 1998.
7. T. Wang and F. Yuan, "A new current-mode incremental signaling scheme with applications to Gb/s parallel links," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 255-267, Feb. 2007.
8. G. Zhang, S. Saw, J. Liu, S. Sterrantino, D. K. Johnson, and S. Jung, "An accurate current source with on-chip self-calibration circuits for low-voltage current-mode differential drivers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 1, pp. 40-47, Jan. 2006.
9. F. Yuan, "Low-voltage CMOS current-mode preamplifier: Analysis and design," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 1, pp. 26-39, Jan. 2006.
10. J. F. Buckwalter, M. Meghelli, D. J. Friedman, and A. Hajimiri, "Phase and amplitude preemphasis techniques for low-power serial links," IEEE J. Solid State Circuits, vol. 41, no. 6, pp. 1391-1399, Jun. 2006.
11. R. E. Collin, Foundations for Microwave Engineering. Piscataway, NJ: IEEE Press, 2001.
12. S. Y. Kim and S. S. Wong, "Closed-form RC and RLC delay models considering input rise time," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 9, pp. 2001-2010, Sept. 2007.
13. A. Kallio and T. Veijola, "Synthesis of reduced equivalent circuits for transmission lines," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 10, pp. 2255-2264, Oct. 2006.
14. P. R. O'Brien and T. L. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," in Proc. IEEE ICCAD, 1989, pp. 512-515.
15. A. Deutsch, "When are transmission line effects important for on-chip interconnects?," IEEE Trans. Microw. Theory Tech., vol. 45, no. 10, pp. 1836-1846, Oct. 1997.
16. M. Alioto, G. Palumbo, and M. Poli, "Energy consumption in RC tree circuits," IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 5, pp. 452-461, May 2006.
17. S. S. Wong, P. Yue, R. Chang, S. Y. Kim, B. Kleveland, and F. O'Mahony, "On-chip interconnect inductance - Friend or foe," in Proc. 4th Int. Symp. Quality Electron. Des., Mar. 2003, pp. 389-394.