Phase and amplitude pre-emphasis techniques for low-power serial links

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 6, 2006, Pages 1391-1398

  Buckwalter, James F ^a,b   Meghelli, Mounir ^c   Friedman, Daniel J ^a,c   Hajimiri, Ali ^a,b  

^a IEEE   (United States)

^b CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^c IBM RESEARCH   (United States)

Author keywords

Data dependent jitter; Deterministic jitter; Equalization; High speed serial links; Intersymbol interference (ISI); Preemphasis; Transmitter

Indexed keywords

DATA-DEPENDENT JITTERS; DETERMINISTIC JITTERS; EQUALIZATION; HIGH-SPEED SERIAL LINKS; INTERSYMBOL INTERFERENCE (ISI); PREEMPHASIS;

BANDWIDTH; JITTER; MULTIPLEXING; PHASE MODULATION; TRANSMITTERS;

TELECOMMUNICATION LINKS;

EID: 33746655497     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.874270     Document Type: Article

References (16)

1. J. Stonick et al., "An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25 μm CMOS," IEEE J. Solid- State Circuits, vol. 38, no. 3, pp. 436-443, Mar. 2003.
2. J. Zerbe et al., "Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2121-2130, Dec. 2003.
3. V. Stojanovic et al., "Autonomous dual mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 1012-1026, Apr. 2005.
4. J. Buckwalter and A. Hajimiri, "A 10 Gb/s data-dependent jitter equalizer," Proc. IEEE Custom Integrated Circuits Conf., pp. 39-42, Oct. 2004.
5. J. F. Buckwalter and A. Hajimiri, "Analysis and equalization of data-dependent jitter," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 607-620, Mar. 2006.
6. J. F. Buckwalter, B. Analui, and A. Hajimiri, "Predicting data-dependent jitter," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 9, pp. 453-457, Sep. 2004.
7. B. Analui, J. F. Buckwalter, and A. Hajimiri, "Data-dependent jitter in serial communications," IEEE Trans. Microw. Theory Tech., vol. 53, no. 11, pp. 3388-3397, Nov. 2005.
8. M. I. Behr and N. S. Blessum, "Technique for reducing effects of pulse crowding in magnetic recording," IEEE Trans. Magn., vol. 8, no. 3, pp. 608-611, Sep. 1972.
9. R. C. Schneider, "Write equalization in high-linear-density magnetic recording," IBM J. Res. Dev., vol. 29, pp. 563-568, Nov. 1985.
10. K.-L. J. Wong et al., "A 27-mW, 3.6-Gb/s I/O transceiver," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 602-612, Apr. 2004.
11. J. Kim and M. Horowitz, "Adaptive supply serial links with sub-l-V operation and per-pin clock recovery," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1403-1413, Nov. 2002.
12. W. J. Dally and J. Poulton, "Transmitter equalization for 4 Gb/s signaling," in Proc. Hot Interconnects Symp., Aug. 1996, pp. 29-39.
13. R. Farjad-Rad, C.-K. K. Yang, M. A. Horowitz, and T. H. Lee, "A 0.4- μm, 10-Gb/s 4-PAM pre-emphasis serial link transmitter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 580-585, May 1999.
14. A. Deutsch, "Electrical characteristics of interconnections for high-performance systems," Proc. IEEE, vol. 86, no. 2, pp. 315-357, Feb. 1998.
15. G. E. Zhang and M. E. Green, "A 10 Gb/s BiCMOS adaptive equalizer," IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2132-2140, Nov. 2005.
16. P. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212-1224, Jun. 2005.