Energy consumption in RC tree circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 5, 2006, Pages 452-461

  Alioto, Massimo ^a,b   Palumbo, Gaetano ^a,c   Poli, Massimo ^a,b  

^a IEEE   (Italy)

^b UNIVERSITY OF SIENA   (Italy)

^c UNIVERSITY OF CATANIA   (Italy)

Author keywords

Energy consumption model; Interconnects; Power dissipation; RC tree circuits; Resistance capacitance (RC) chain; Transmission gate chain; VLSI

Indexed keywords

ENERGY CONSUMPTION MODELS; INTERCONNECTS; POWER DISSIPATION; RC TREE CIRCUITS; RESISTANCE-CAPACITANCE (RC) CHAIN; TRANSMISSION-GATE CHAIN;

APPROXIMATION THEORY; COMPUTER SIMULATION; ENERGY DISSIPATION; OPTICAL INTERCONNECTS; TREES (MATHEMATICS); VLSI CIRCUITS;

ENERGY UTILIZATION;

EID: 33746456961     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.876093     Document Type: Article

References (30)

1. A. Chandrakasan, W. Bowhill, and F. Fox, Eds., Design of High-Performance Microprocessor Circuits. Piscataway, NJ: IEEE Press, 2001.
2. W. Athas, L. Svensson, J. Koller, N. Tzartzanis, and E. Y.-C. Chou, "Low-power digital systems based on adiabatic-switching principles," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 2, no. 4, pp. 398-407, Dec. 1994.
3. V. Oklobdzija, D. Maksimovic, and F. Lin, "Pass-transistor adiabatic logic using single power-clock supply," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 10, pp. 842-846, Oct. 1997.
4. A. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," JEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1992.
5. K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi, and A. Shimizu, "A 3.8-ns CMOS 16×16-b multiplier using complementary pass-transistor logic," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 388-395, Apr. 1990.
6. R. Ho, K. Mai, and M. Horowitz, "The future of wire," Proc. IEEE, vol. 89, no. 4, pp. 490-504, Apr. 2001.
7. F. Caignet, S. Delmas-Bendhia, and E. Sicard, "The challenge of signal integrity in deep-submicrometer CMOS technology," Proc. IEEE, vol. 89, no. 4, pp. 556-573, Apr. 2001.
8. D. Sylvester and K. Keutzer, "Impact of small process geometries on microarchitectures in systems on a chip," Proc. IEEE, vol. 89, no. 4, pp. 467-489, Apr. 2001.
9. P. Heydari, S. Abbaspour, and M. Pedram, "Interconnect energy dissipation in high-speed ULSI circuits," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 8, pp. 1501-1514, Aug. 2004.
10. M. Alioto and G. Palumbo, "Performance evaluation of adiabatic gates," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 9, pp. 1297-1308, Sep. 2000.
11. M. Alioto and G. Palumbo, "Power estimation in adiabatic circuits: A simple and accurate model," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 5, pp. 608-615, Oct. 2001.
12. M. Alioto and G. Palumbo, "NAND/NOR adiabatic gates: Power consumption evaluation and comparison versus the fan-in," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 9, pp. 1253-1262, Sep. 2002.
13. Y. Ye and K. Roy, "Energy recovery circuits using reversible and partially reversible logic," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 43, no. 9, pp. 769-778, Sep. 1996.
14. Y. Shin and T. Sakurai, "Power distribution analysis of VLSI interconnects using model order reduction," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, no. 6, pp. 739-745, Jun. 2002.
15. M. Alioto, G. Palumbo, and M. Poli, "Evaluation of energy consumption in RC ladder circuits driven by a ramp input," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 10, Oct. 2004.
16. J. L. Wyatt Jr., "Signal delay in RC mesh networks," IEEE Trans. Circuits Syst., vol. CAS-32, no. 5, pp. 507-510, May 1985.
17. W. C. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. Appl. Phys., vol. 19, no. 19, pp. 55-63, Jan. 1948.
18. J. Rubinstein, P. Penfleld Jr., and M. A. Horowitz, "Signal delay in RC tree networks," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. CAD-2, no. 3, pp. 202-211, Jul. 1983.
19. J. L. Wyatt Jr., C. A. Zukowski, and P. Penfield Jr., "Step response bounds for system described by M-matrices, with application to timing analysis of digital MOS circuits," in Proc. 24th Conf. Decision Control, 1985. pp. 1552-1557.
20. D. Standley and J. L. Wyatt Jr., Improved signal delay bounds for RC tree networks Massachusetts Institute of Technology, Cambridge, MA, 1986.
21. J. L. Wyatt Jr., , A. Ruehli, Ed., "Signal propagation delay in RC models for interconnect," in Circuit Analysis, Simulation and Design Part II: VLSI Circuit Analysis and Simulation, in the Series Advances in CAD for VLSI. Amsterdam, The Netherlands: North-Holland, 1987, vol. 3.
22. E. G. Friedman and J. H. Mulligan Jr., "Ramp input response of RC tree networks," Analog Integr. Circuits Signal Process., vol. 14, no. 1/2, pp. 53-58, Sep. 1997.
23. M. Celik and L. Pileggi, "Metrics and bounds for phase delay and signal attenuation in RC(L) clock trees," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 18, no. 3, pp. 293-300, Mar. 1999.
24. C. Desoer and E. Kuh, Basic Circuit Theory. New York: McGraw-Hill, 1969.
25. G. Daryanani, Principles of Active Network Synthesis and Design. New York: Wiley, 1976.
26. M. E. Van Valkenburg, Introduction to Modern Network Synthesis. New York: Wiley, 1960.
27. J. Millman and A. Grabel, Microelectronics, 2nd ed. New York: McGraw-Hill, 1987.
28. G. Palumbo and S. Pennisi, Feedback Amplifiers: Theory and Design. Norwell, MA: Kluwer, Jan. 2002.
29. B. Cochrun and A. Grabel, "A method for the determination of the transfer function of electronic circuits," IEEE Trans. Circuit Theory, vol. CT-20, no. 1, pp. 16-20, Jan. 1973.
30. R. Gupta, B. Tutuianu, and L. Pileggi, "The Elmore delay as a bound for RC trees with generalized input signals," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 16, no. 1, pp. 95-104, Jan. 1997.