Design of an all-digital LVDS driver

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 8, 2009, Pages 1635-1644

  Lu, Hungwen ^a   Wang, Hsin Wen ^c   Su, Chauchin ^b   Liu, Chien Nan Jimmy ^a  

^a NATIONAL CENTRAL UNIVERSITY   (Taiwan)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^c NONE

Author keywords

Low voltage differential signaling (LVDS) driver; Simultaneous switching noise (SSN)

Indexed keywords

NOISE ABATEMENT;

AUTO CALIBRATION; CMOS PROCESSS; ENVIRONMENTAL VARIATIONS; LOW VOLTAGE DIFFERENTIAL SIGNALING; POWER SUPPLY; SERIAL ADVANCED TECHNOLOGY ATTACHMENTS; SIMULTANEOUS SWITCHING NOISE; SWITCHING NOISE;

SWITCHING;

EID: 69449093996     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2008279     Document Type: Article

References (22)

1. IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), IEEE Std. 1596.3-1996, Jul. 31, 1996.
2. V. Uwe, R. Jahne, S. Ulbricht, G. Bunk, M. Steinert, C. Zimmermann, T. Iwamoto, and R. Kokozinski, "LVDS I/O cells with rail-to-rail receiver input for SONET/SDH at 1.25 Gb/s vogel," in Proc. Eur. Solid-State Circuits Conf., 2000, pp. 460-463.
3. T. Gabara, W. Fisher, W. Werner, S. Siegel, M. Kothandaraman, P. Metz, and D. Gradl, "LVDS I/O buffers with a controlled reference circuit," in Proc. ASIC Conf., 1997, pp. 311-315.
4. A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O interface for Gb/ sper-pin operation in 0.35- μm CMOS," IEEE J. Solid-State Circuits vol. 36, no. 4, pp. 706-711, Apr. 2001.
5. C.-C. Wang, J.-M. Huang, and J.-F. Huang, "1.0 Gbps LVDS transceiver design for LCD panels," in Proc. Asia-Pacific Adv. Syst. Integr. Circuits Conf., 2004, pp. 236-239.
6. H.-C. Chow and W.-W. Sheen, "Low power LVDS circuit for serial data communications," in Proc. Intell. Signal Process. Commun. Syst. Conf., 2005, pp. 293-296.
7. M. Chen, J. Silva-Martinez, M. Nix, and M. E. Robinson, "Low-voltage low-power LVDS drivers," IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 472-479, Feb. 2005.
8. H. Lu and C. Su, "A 5 Gbps CMOS LVDS transmitter with multi-phase tree type multiplexer," in Proc. Asia-Pacific Adv. Syst. Integr. Circuits Conf., 2004, pp. 228-231.
9. J. Lee, J.-W. Lim, S.-J. Song, S.-S. Song, W.-J. Lee, and H.-J. Yoo, "Design and implementation of CMOS LVDS 2.5 Gb/s transmitter and 1.3 Gb/s receiver for optical interconnections," in Proc. Int. Symp. Circuits Syst. Conf., 2001, pp. 702-705.
10. H. Wang, H. Lu, and C. Su, "A digitized LVDS driver with simultaneous switching noise rejection," in Proc. Asia-Pacific Adv. Syst. Integr. Circuits Conf., 2004, pp. 240-243.
11. H. Wang, H. Lu, and C. Su, "A self-calibrate all-digital 3 Gbps SATA driver design," in Proc. IEEE Asia Solid State Circuit Conf., 2005, pp. 57-60.
12. [Online]. Available: http://www.serialata.org/
13. T. J. Cabara, W. C. Fischer, J. Harrington, and W. Troutman, "Forming damped LRC parasitic circuits in simultaneously switched CMOS output buffers," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 407-418, Mar. 1997.
14. F. Garcia, P. Coll, and D. Anvergne, "Design of a slew rate controlled output buffer," in Proc. IEEE ASIC Conf., 1998, pp. 147-150.
15. S.-K. Shin, S.-M. Jung, J.-H. Seo, M.-L. Ko, and J.-W. Kim, "A slew-rate controlled output driver using PLL as compensation circuit," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1227-1233, Jul. 2003.
16. R. Senthinathan and J. L. Prince, "Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1383-1388, Dec. 1993.
17. B. Deutschmann and T. Ostermann, "CMOS output drivers with reduced ground bounce and electromagnetic emission," in Proc. Eur. Solid-State Circuits Conf., 2003, pp. 537-540
18. V. Bratov, J. Binkley, V. Katzman, and J. Choma, "Architecture and implementation of a low-power LVDS output buffer for high-speed applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 10, pp. 2101-2108, Oct. 2006.
19. J. Kim, I.Verbauwhede, and M.-C. F. Chang, "A 5.6-mW 1-Gb/S/PAIR pulsed signaling transceiver for a fully AC coupled bus," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1331-1340, Jun. 2005.
20. L. Luo, J. M. Wilson, S. E. Mick, J. Xu, L. Zhang, and P. D. Franzon, "3 Gb/s AC coupled chip-to-chip communication using a low swing pulse receiver," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 287-296, Jan. 2006.
21. S. Jamasb, R. Jalilizeinali, and P. M. Chau, "A 622 MHz stand-alone LVDS driver pad in 0.18- μmCMOS," in Proc. Midwest Symp. Circuits Syst., 2001, pp. 610-613.
22. S. Kim, B.-S. Kong, C.-G. Lee, J.-H. Kim, W.-S. Kim, Y.-H. Jun, and C. Kim, "A 6-Gbps/PIN half-duplex LVDS I/O for high-speed mobile dram," in Proc. Asian Solid-State Circuits Conf., 2005, pp. 53-56.