-
1
-
-
0029694576
-
CMOS VLSI implementation of gigabyte/second computer network links
-
May
-
M. B. Bendak, R. D. Fellman, and P. M. Chau, "CMOS VLSI implementation of gigabyte/second computer network links," 1996 Inter. Symp. on Circuits and Systems (ISCAS'1996), vol. 2, pp. 269-272, May 1996.
-
(1996)
1996 Inter. Symp. on Circuits and Systems (ISCAS'1996)
, vol.2
, pp. 269-272
-
-
Bendak, M.B.1
Fellman, R.D.2
Chau, P.M.3
-
2
-
-
0035309966
-
LVDS I/O interface for Gb/s-per-pin operation in 0.35-μm CMOS
-
Apr.
-
A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O interface for Gb/s-per-pin operation in 0.35-μm CMOS," IEEE J. of Solid-State Circuits, vol. 36, no. 4, pp. 706-711, Apr. 2001.
-
(2001)
IEEE J. of Solid-state Circuits
, vol.36
, Issue.4
, pp. 706-711
-
-
Boni, A.1
Pierazzi, A.2
Vecchi, D.3
-
3
-
-
14544271235
-
Double precharge TSPC for high-speed dual-modulus prescaler
-
Oct.
-
K.-Y. Chae, H.-J. Ki, I.-C. Hwang, S.-W. Kim, "Double precharge TSPC for high-speed dual-modulus prescaler," 1999 Inter. Conf. on VLSI and CAD, pp. 609-612, Oct. 1999.
-
(1999)
1999 Inter. Conf. on VLSI and CAD
, pp. 609-612
-
-
Chae, K.-Y.1
Ki, H.-J.2
Hwang, I.-C.3
Kim, S.-W.4
-
4
-
-
14544298102
-
Using at-speed BIST to test LVDS serializer/deserializer function
-
May
-
M. Eckersand, F. Franzon, and K. Filliter, "Using at-speed BIST to test LVDS serializer/deserializer function," 2001 IEEE European Test Workshop, pp. 140-145, May 2001.
-
(2001)
2001 IEEE European Test Workshop
, pp. 140-145
-
-
Eckersand, M.1
Franzon, F.2
Filliter, K.3
-
5
-
-
0030709081
-
LVDS I/O buffers with a controlled reference circuit
-
Sep.
-
T. Gabara, W. Fischer, W. Werner, S. Siegel, M. Kothandaraman, P. Metz, and D. Gradl, "LVDS I/O buffers with a controlled reference circuit," 1997 10th Annual Inter. ASIC Conf. and Exhibit, pp. 311-315, Sep. 1997.
-
(1997)
1997 10th Annual Inter. ASIC Conf. and Exhibit
, pp. 311-315
-
-
Gabara, T.1
Fischer, W.2
Werner, W.3
Siegel, S.4
Kothandaraman, M.5
Metz, P.6
Gradl, D.7
-
6
-
-
0035573395
-
A 622 MHz stand-alone LVDS driver pad in 0.18-μm CMOS
-
S. Jamasb, R. Jalilizeinali, and P. M. Chau, "A 622 MHz stand-alone LVDS driver pad in 0.18-μm CMOS," 2001 44th Midwest Symp. on Circuits and Systems (MWCAS'2001), vol. 2, pp. 610-613, 2001.
-
(2001)
2001 44th Midwest Symp. on Circuits and Systems (MWCAS'2001)
, vol.2
, pp. 610-613
-
-
Jamasb, S.1
Jalilizeinali, R.2
Chau, P.M.3
-
8
-
-
0037809963
-
Design and implementation of CMOS LVDS 2.5 Gb/s transmitter and 1.3 Gb/s receiver for optical interconnections
-
May
-
J. Lee, J.-W. Lim, S.-J. Song, S.-S. Song, W.-J. Lee, and H.-J. Yoo, "Design and implementation of CMOS LVDS 2.5 Gb/s transmitter and 1.3 Gb/s receiver for optical interconnections," 2001 Inter. Symp. on Circuits and Systems (ISCAS'2001), vol. 4, pp. 702-705, May 2001.
-
(2001)
2001 Inter. Symp. on Circuits and Systems (ISCAS'2001)
, vol.4
, pp. 702-705
-
-
Lee, J.1
Lim, J.-W.2
Song, S.-J.3
Song, S.-S.4
Lee, W.-J.5
Yoo, H.-J.6
|