Low-voltage low-power LVDS drivers

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 2, 2005, Pages 472-479

  Chen, Mingdeng ^a   Silva Martinez, Jose ^a   Nix, Michael ^b   Robinson, Moises E ^b  

^a Texas A and M University   (United States)

^b XILINX INC   (United States)

Author keywords

Back plane drivers; Fast data communication circuits, input output (I O) drivers; Low voltage differential signaling (LVDS); Low voltage low power integrated circuits

Indexed keywords

CROSSTALK; EMITTER COUPLED LOGIC CIRCUITS; INPUT OUTPUT PROGRAMS; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; PACKET NETWORKS; PRINTED CIRCUIT BOARDS; SWITCHING; TRANSMITTERS; VOLTAGE CONTROL;

BLACK-PLANE DRIVERS; FAST DATA COMMUNICATION CIRCUITS; INPUT/OUTPUT (I/O) DRIVERS; LOW-VOLTAGE DIFFERENTIAL SIGNALING (LVDS); LOW-VOLTAGE LOW-POWER INTEGRATED CIRCUITS; SCALABLE COHERENT INTERFACES (SCI);

SIGNAL PROCESSING;

EID: 13444306573     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.840955     Document Type: Article

References (9)

1. R. A. Nordin, A. F. J. Levi, R. N. Nottenburg, J. O'Gorman, T. Tanbun-Ek, and R. A. Logan, "A systems perspective on digital interconnection technology," J. Lightwave Technol., vol. 10, pp. 811-827, Jun. 1992.
2. F100K ECL 300 Series Data Book and Design Guide, National Semiconductor Corp., 1992.
3. IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), 1596.3 SCI-LVDS Standard, IEEE Std 1596.3-1996, 1996.
4. IEEE Standard for Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications-Media Access Control (MAC) Parameters, Physical Layer and Management Parameters for 10 Gb/s Operation, IEEE Draft P802.3ae/D5.0, May 1, 2002.
5. H. W. Johnson and M. Graham, High-Speed Digital Design, A Handbook of Black Magic. Englewood Cliffs, NJ: Prentice Hall, 1993.
6. R. Senthinathan and J. L. Prince, "Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1383-1388, Dec. 1993.
7. Y. Ohtomo, M. Nogawa, and M. Ino, "A 2.6-Gbps/pin SIMOX-CMOS low-voltage-swing interface circuit," IEICE Trans. Electron., vol. E79-C, no. 4, pp. 524-529, Apr. 1996.
8. A. Boni, A. Pierazzi, and D. Vecchi, "LVDS I/O interface for Gb/s-per-Pin operation in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 706-711, Apr. 2001.
9. T. Gabara, W. Fisher, W. Werner, S. Siegel, M. Kothandaraman, P. Metz, and D. Gradl, "LVDS I/O buffers with a controlled reference circuit," in Proc. ASIC Conf., Sep. 1997, pp. 311-315.