A 5.6-mW 1-Gb/s/pair pulsed signaling transceiver for a fully AC coupled bus

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 6, 2005, Pages 1331-1340

  Kim, Jongsun ^a   Verbauwhede, Ingrid ^a   Chang, Mau Chung Frank ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Ac coupled bus; Chip to chip communication; I O interface; Multipoint bus; Pulsed signaling; Transceiver

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAPACITORS; CMOS INTEGRATED CIRCUITS; DYNAMIC RANDOM ACCESS STORAGE; INTERSYMBOL INTERFERENCE; MIM DEVICES; PRINTED CIRCUIT BOARDS; SIGNALING; TRANSFER FUNCTIONS;

AC COUPLE BUS; CHIP-TO-CHIP COMMUNICATIONS; I/O INTERFACE; MULTIPOINT BUS; PULSED SIGNALING;

TRANSCEIVERS;

EID: 20444492457     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.848030     Document Type: Article

References (17)

1. V. Stojanovic and M. Horowitz, "Modeling and analysis of high-speed links," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2003, pp. 589-594.
2. J. L. Zerbe, P. S. Chau, C. W. Werner, T. P. Thrush, H. J. Liaw, B. W. Garlepp, and K. S. Donnelly, "1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop bus," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 752-760, May 2001.
3. K. J. Wong, H. Hatamkhani, M. Mansuri, and C. K. Yang, "A 27-mW 3.6-Gb/s I/O transceiver," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 602-612, Apr. 2004.
4. M. E. Lee, W. J. Dally, and P. Chiang, "Low-power area-efficient high-speed I/O circuit techniques," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1591-1599, Nov. 2000.
5. N. Rohrer, M. Canada, E. Cohen, M. Ringler, M. Mafield, P. Sandon, P. Kartschoke, J. Heaslip, J. Allen, P. Mccormick, T. Pfluger, J. Zimmerman, C. Lichtenau, T. Werner, G. Salem, M. Ross, D. Appenzeller, and D. Thygesen, "PowerPC 970 in 130 nm and 90 nm technologies," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 68-69.
6. H. Tamura, M. Saito, K. Gotoh, S. Wakayama, J. Ogawa, Y. Kato, M. Taguchi, and T. Imamura, "Partial response detection technique for driver power reduction in high-speed memory-to-processor communications," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1997, pp. 342-343.
7. J. Sim, J. Nam, Y. Sohn, H. Park, C. Kim, and S. Cho, "A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme," IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 245-250, Feb. 2002.
8. T. Simon, R. Amirtharajah, J. R. Benham, J. L. Critchlow, and T. F. Knight Jr., "A 1.6 Gb/s/pair electromagnetically coupled multidrop bus using modulated signaling," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 184-185.
9. S. Mick, J. Wilson, and P. Franzon, "4 Gbps high-density AC coupled interconnection," in Proc. IEEE Custom Integrated Circuits Conf., May 2002, pp. 133-140.
10. R. J. Drost, R. D. Hopkins, R. Ho, and I. E. Sutherland, "Proximity communication," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1529-1535, Sep. 2004.
11. K. Kanda, D. Antono, K. Ishida, H. Kawaguchi, T. Kuroda, and T. Sakurai, "1.27 Gb/s/pin 3 mW/pin wireless superconnect (WSC) interface scheme," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 186-187.
12. J. Kim, J. Choi, C. Kim, M. F. Chang, and I. Verbauwhede, "A low power capacitive coupled bus interface based on pulsed signaling," in Proc. IEEE Custom Integrated Circuits Conf., Oct. 2004, pp. 35-38.
13. T. J. Gabara and W. C. Fischer, "Capacitive coupling and quantized feedback applied to conventional CMOS technology," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 419-427, Mar. 1997.
14. J. Kim, Z. Xu, and M. F. Chang, "A 2-Gb/s/pin source synchronous CDMA bus interface with simultaneous multichip access and reconfigurable I/O capability," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2003, pp. 317-321.
15. B. Millar and P. Gillingham, "Two high-bandwidth memory bus structures," IEEE Des. Test Comput., vol. 16, no. 1, pp. 42-52, Jan.-Mar. 1999.
16. B. Lau, Y. Chan, A. Moncayo, J. Ho, M. Allen, J. Salmon, J. Liu, M. Muthal, C. Lee, T. Nguyen, B. Horine, M. Leddige, K. Huang, J. Wei, L. Yu, R. Traver, Y. Hsia, R. Vu, E. Tsern, H. Liaw, J. Hudson, D. Nguyen, K. Donnelly, and R. Crisp, "A 2.6 GByte/s multipurpose chip-to-chip interface," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1617-1626, Nov. 1998.
17. C. Yoo, K. Kyung, K. Lim, H. Lee, J. Chai, N. Heo, D. Lee, and C. Kim, "A 1.8-V 700 Mb/s/pin 512-Mb DDR-II SDRAM with on-die termination and off-chip driver calibration," IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 941-951, Jun. 2004.