Superconductor digital electronics past, present, and future

IEICE Transactions on Electronics

Volumn E91-C, Issue 3, 2008, Pages 260-271

  Van Duzer, Theodore ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Niobium integrated circuits; Single flux quantum logic; Superconductor digital circuits; Superconductor memory; Voltage state logic

Indexed keywords

COPYRIGHTS; DIGITAL CIRCUITS; LOGIC CIRCUITS; QUANTUM OPTICS; QUANTUM THEORY; RANDOM ACCESS STORAGE; SUPERCONDUCTING MATERIALS;

DIGITAL TECHNOLOGIES; JOSEPHSON-JUNCTION; LOGIC SYSTEMS; PRESENT STATUS; RANDOM ACCESS MEMORY; SINGLE FLUX QUANTUM LOGIC; SUPERCONDUCTOR DIGITAL ELECTRONICS;

COMPUTER CIRCUITS;

EID: 68649128868     PISSN: 09168524     EISSN: 17451353     Source Type: Journal    
DOI: 10.1093/ietele/e91-c,3.260     Document Type: Article

References (56)

1. J. Matisoo, "Subnanosecond pair-tunneling to single-particle tunneling transitions in Josephson junctions, "Appl. Phys. Lett., vol.9, pp. 167-168, Aug. 1966.
2. K.K. Likharev, O.A. Mukhanov, and V.K.S emenov, "Resistive single flux quantum logic for the Josephsonjunction technology, "SQUID'85, pp. 1103-1108, W. de Gruyter, B erlin, Germany, 1985,
3. H. Kroger, L.N. Smith, and D.W. Jille, "Selective niobium anodization process for fabricating Josephson tunnel junctions, "Appl. Phys. Lett:, vol.39, pp. 2180-2182, 1981.
4. M. Gurvitch, M.A. Washington, and H.A. Huggins, "High quality refractory Josephson tunnel junction utilizing thin aluminum layers, "Appl. Phys. Lett., vol.42, pp. 472-474, 1983.
5. L.A. Abelson and G.L. Kerber, "Superconductor integrated circuit fabrication technology, "Proc. IEEE, vol.92, pp. 1517-1533, Oct. 2004.
6. G.L. Kerber, L.A. Abelson, R.N. Elmadjian, and E.G. Ladizinsky, "Characteristics of junctions and resistors fabrication using an all- NbN superconductor integrated circuit foundry process, "IEEE Trans. Appl. Supercond., vol.9, no.2, pp. 3267-3270, June 1999.
7. M.I. Khabipov, D. Balashov, F.-Im. Buchholz, W. Kessel, and J. Niemeyer, "RSFQ circuitry realized in a SINIS technology process, "IEEE Trans. Appl. Supercond., vol.9, no.4, pp. 4682-4687, Dec. 1999.
8. T. Van Duzer, X. Meng, N. Newman, L. Yu, and A. Kaul, "lnternally shunted Josephson junction device, "U.S. Patent no.6, 734, 454 B2, May 2004.
9. L. Yu, R. Gandikota, R.K. Singh, L. Gu, D.J. Smith, X. Meng, X. Zeng, T. Van Duzer, J.M. Rowell, and N. Newman, "Internally shunted Josephson junctions with barriers tuned near the metalinsulator transition for RSFQ logic applications, "Supercond. Sci. Technol., vol.19, pp. 719-731, 2006.
10. K. Tanabe, "Recent superconductive electronics programs in Japan, "International Conference on Superconductive Electronics (ISEC'07), Washington D.C., June 2007.
11. N. Fujimaki, S. Kotani, T. Imamura, and S. Hasuo, "Josephson modified variable threshold logic gates for use in ultra-high-speed LSI, "IEEE Trans. Electron Devices, vol.36, no.2, pp. 433-446, Feb. 1989.
12. S. Kotani, A. Inoue, T. Imamura, and S. Hasuo, "A 1 GOPS 8-b Josephson digital signal processor, "Digest Tech Papers, Int. Solid- State Circuits Conf., pp. 148-149, San Francisco, 1990.
13. H. Nakagawa, I. Kurosawa, M. Aoyagi, S. Kosaka, Y. Hamazaki, Y. Okada, and S. Takada, "A 4-bit Josephson computer ETL-JC1, "IEEE Trans. Appl. Supercond., vol.1, no.1, pp. 37-47, March 1991.
14. H. Nakagawa, E. Sogawa, S. Kosaka, S. Takada, and H. Hayakawa, "Operating characteristics of Josephson four-junction logic (4JL) gate, "Jpn. J. Appl. Phys., vol.21, pp. L198-L2000, April 1982.
15. T.A. Fulton, R.C. Dynes, and P.W. Anderson, "The flux shuttle- A Josephson junction shift register employing single flux quanta, "Proc. IEEE, vol.61, no.1, pp. 28-35, Jan. 1973.
16. J.P. Hurrell and A.H. Silver, "SQUID digital electronics, "in Future Trends in Superconductive Electronics, ed. B.S. beaver, Jr., C.M. Falco, J.H. Harris, and S.A. Wolf, pp. 437-447, Amer. Inst. of Phys., New York, 1978.
17. K. Nakajima, Y. Onodera, and Y. Ogawa, "Logic design of Josephson network, "J. Appl. Phys., vol.47, pp. 1620-1627, April 1976.
18. K.K. Likharev, "Dynamics of some single flux quantum devices, IParametric quantran, "IEEE Trans. Magn., vol.13, no.1, pp. 242-244, Jan. 1977.
19. V.P. Koshelets, K K. Likharev, V.V. Migulin, O.A. Mukhanov, G.A. Ovsyanikov, V. K. Semenov, I.L. Serpuchenko, and A.N. Vystavkin, "Experimental realization of a resistive single flux quantum logic circuit, "IEEE Trans. Magn., vol.23, no.2, pp. 755-758, March 1987.
20. C.A. Hamilton and F.L. Lloyd, "100GHz binary counter based on DC SQUID'S, "IEEE Device Lett., vol.EDL-3, no.11, pp. 335-338, Nov. 1982.
21. W. Hioe and E. Goto, Quantum Flux Parametron; a Single Quantum Flux Superconducting Logic Device, World Scientific, Singapore, 1991.
22. K.K. Likharev and V. Semenov, "RSFQ logic/memory family: A new Josephson junction technology for sub-teraherz clock frequency digital systems, "IEEE Trans. Appl. Supercond., vol.1, no.1, pp. 3- 28, Maxch 1991.
23. M. Jeffery, P.Y. Xie, S.R. Whiteley, and T. Van Duzer, "Monte carlo and thermal noise analysis of ultra-high-speed high-temperature superconductor digital circuits, "IEEE Trans. Appl. Supercond., vol.9, no:2, pp. 4095-4098, June 1999.
24. O.A. Mukhanov, "RSFQ 1024-bit shift register for acquisition memory, "IEEE Trans. Appl. Supercond., vol.3, no.4, pp. 3102-3113, Dec.1993.
25. V. Semenov, Yu. Polyakov, and D. Schneider, "Implementation of oversampling analog-to-digital converter based on RSFQ logic, "Extended Abstracts of Int. Superconductive Electronics Conf. (ISEC'97), vol.1, pp. 41-43, Berlin, Germany, June 1997.
26. O.A. Mukhanov, D. Gupta, A.M. Kadin, and V.K.S emenov, "Superconductor analog -to-digital converters, "Proc. IEEE, vol.92, pp. 1564-1584, Oct. 2004.
27. N.B. Dubash, V.V. B orzenets, Y.M. Zhang, V. Kaplunenko, J.W. Spargo, A.D. Smith, and T. Van Duzer, "System demonstration of a miltigigabit network switch, "IEEE Trans. Microw. Theory Tech., vol.48, no.7, pp. 1209-1215, July 2000.
28. K. Gaj, Q. Herr, V. Alder, D. Brock, E. Friedman, and M. Feldman, "Toward a systemati c design methodology for large multigigahertz rapid single flux quantum circuits, "IEEE Trans. Appl. Supercond., vol.9, no.3, pp. 4591-4606, Sept. 1999.
29. Z. Deng, N. Yoshikawa, S. Whiteley, and T. Van Duzer, "Data-driven self-timed RSFQ digital integrated circuit and system, "IEEE Trans. Appl. Supercond., vol.7, no.2, pp. 3634-3637, June 1997. (Pubitemid 127765812)
30. Q.P. Hen and M.J. Feldman, "Error rate of a superconducting circuit with and without an applied magnetic field, "Appl. Phys. Lett., vol.69, pp. 694-695, 1996.
31. A.F. Kirichenko, O. Mukhanov, and A.I. Ryzhikh, "Advanced onchip test technology for RSFQ circuits, "IEEE Trans. Appl. Supercond., vol.7, no.2, pp. 3438-3441, June 1997.
32. Z.J. Deng, N. Yoshikawa, S.R. Whiteley, and T. Van Duzer, "Data- Driven Self-Timed RSFQ High Speed Test System, "IEEE Trans. Appl. Supercond., vol.7, no.4, pp. 3830-3833, Dec. 1997.
33. M. Dorojevets, P. Bunyk, D. Zinoviev, and K. Likharev, "COOL- 0: Design of an RSFQ subsystem for petaflops computing, "IEEE Trans. Appl. Supercond., vol.9, no.2, pp. 3606-3614, June 1999.
34. P. Bunyk, M. Leung, J. Spargo, and M. Dorojevets, "FLUX-1 RSFQ microprocessor: Physical design and test results, "IEEE Trans. Appl. Supercond., vol.13, no.2, pp. 433-436, June 2003.
35. M. Dorojevets, D. Strukov, A. Silver, A. H-einsasser, F. Bedard, P. Bunyk, Q. Herr, G. Kerber, and L. Abelson, "On the road towards superconductor computers: Twenty years later, "in Future Trends in Microelectronics: The Nano, the Giga, the Ultra, and the Bio, ed. S.Luryi, J.M. Xu, and A. Zaslavsky, pp. 214-225, Wiley & Sons. 2004.
36. F. Bedard, "128×128 superconducting crossbar switch, "Presented at the Int. Workshop on Low Temperature Superconductor Electronics, Sept. 1996.
37. N. Yoshikawa, Z. Deng, S.Whiteley, and T. Van Duzer, "Design and testing of data-driven self-timed RSFQ demultiplexer, "Extended Abstracts of Int. Superconductive Electronics Conf. (ISEC'97), vol.2, pp. 353-355, Berlin, Germany, June 1997.
38. F. Furuta, K. Saitoh, and K. Takagi, "High-speed operation of demultiplexer up to 56GHz, "IEEE Trans. Appl. Supercond., vol.13, no.2, pp. 567-570, June 2003.
39. A. Sekiya, M. Tanaka, A. Akahori, A. Fujimaki, and H. Hayakawa, "Demonstration of decimation filter and high -speed testing of a component of the filter, "IEEE Trans. Appl. Supercond., vol.13, no.2, pp. 579-582, June 2003.
40. N. Yoshikawa, F Matsuzaki, N. Nakajima, K. Yoda, and K. Kawasaki, "Design and component test of a tiny processor based on the SFQ technology, "IEEE Trans. Appl. Supercond., vol.13, no.2, pp. 441-445, June 2003.
41. J. Matisoo, "Overview of Josephson technology logic and memory, "IBM J. Res. Devel., vol.24, pp. 113-129, March 1980.
42. S. Nasagawa, H. Numata, Y. Hashimoto, and S. Tahara, "Highfrequency clock operation of Josephson 256-word 16bit RAMs, "IEEE Trans. Appl. Supercond., vol.9, no.2, pp. 3708-3713, June 1999.
43. A.F. Kirichenko, S. Sarwana, D.K. Brock, and M. Radpavar, "Pipelined dc -powered SFQ RAM, "IEEE Trans. Appl. Supercond., vol.11, no.1, pp. 537-540, March 2001.
44. S. Nagasawa, K. Hinode, T. Satoh, Y. Kitagawa, and M. Hidaka, "All -dc-powered high-speed SFQ RAM based on a pipeline structure for memory cell arrays, "Extended Abstracts, International Conference on Superconductive Electronics(ISEC'05), Noordwijkerhout, The Netherlands, Sept. 2005. Paper O-E.02.
45. U. Ghoshal, H. Kroger, and T.V. an Duzer, " Superconductorsemiconductor memories, "IEEE Trans. Appl Supercond., vol.3, no.1, pp. 2315-2318, March 1993.
46. Q. Liu, Josephson-CMOS Hybrid Memories, Ph. D. Dissertation, University of California, Berkeley, 2007.
47. K. Fujiwara, Q. Liu, X. Meng, T. Van Duzer, and N. Yoshikawa, "Half -nanosecond latency measurment on a 64-kbit Josephson - CMOS memory, "Extended Abstracts, International Conference on Superconductive Electronics(ISEC'07), Washington D.C., June 2007, paper O-S01.
48. M. Hidaka, S. Nagasawa, K, Hinode, and T. Satoh, "Advanced fabrication process for Nb single flux quantum circuits, "Extended Abstracts, International Conference on Superconductive Electronics (ISEC'07), Washington D.C., June 2007, paper I-I01.
49. Y. Kameda, Y. Hashimoto, S. Yorozu, H. Terai, A. Fujimaki, N. Yoshikawa, M. Hidaka, S.Nagasawa, K. Hinode, and T. Sato, "4×4 SFQ network switch prototype system demonstration and 10-Gbps bit-error-test, "Extended Abstracts, International Conference on Superconductive Electronics (ISEC'07), Washington D.C., June 2007. paper P-B06.
50. M. Tanaka, Y. Yamanashi, N. Irie, H.-J. Park, S. Iwasaki, K. Takagi, K.Taketomi, A. Fujimaki, N. Yoshikawa, H, Terai, and S. Yorozu, "Design and implementation of a pipelined 8 -bit-serial single-fluxquantum microprocessor with cache memories, "Extended Abstracts, International Conference on Superconductive Electronics (ISEC'07), Washington D.C., June 2007, paper P-BO4.
51. D.E. Kirichenko, T.V. Filippov, V. Dotsenko, R. Webber, R. Miller. P. Shevchenko, D. Gupta, O.A. Mukhanov, T. Wilstead, F. Fisher, J. Wong, and R. Dunnegan, "An X-band digital-RF receiver for satellite communication, "Extended Abstracts, International Conference on Superconductive Electronics (I5EC'07), Washington D.C., June 2007, paper P-V02.
52. M.W. Johnson, Q.P. Herr, D.J. Durand, and L.A. Abelson, "Differential SFQ transmission using either inductive or capacitive coupling, "IEEE Trans. Appl. Supercond., vol.13, no.2, pp. 505-510, June 2003.
53. M. Maezawa, H. Yamamori, and A. Shoji, "Demonstration of chipto- chip propagation of single flux quantum pulses, "IEEE Trans. Appl. Supercond., vol.11, no.1, pp. 337-340, March 2001.
54. Q.P. Herr, A-D. Smith, and M.S. Wire, "High speed data link between digital superconductor chips, "Appl. Phys. Lett., vol.80, pp. 3210-3212, April 2002.
55. Whiteley Reseuch Inc.(www.wrcad.com)
56. FLUXONICS foundry website is www.fluxonics-foundry.de