Toward a systematic design methodology for large multigigahertz rapid single flux quantum circuits

IEEE Transactions on Applied Superconductivity

Volumn 9, Issue 3, 1999, Pages 4591-4606

  Gaj, Kris ^a   Herr, Quentin P ^b   Adler, Victor ^c   Brock, Darren K ^d   Friedman, Eby G ^e   Feldman, Marc J ^e  

^a George Mason University   (United States)

^b NORTHROP GRUMMAN CORPORATION   (United States)

^c SUN MICROSYSTEMS   (United States)

^d HYPRES INC   (United States)

^e University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION; QUANTUM ELECTRONICS;

RAPID SINGLE FLUX QUANTUM (RSFQ) DIGITAL CIRCUITS; SUPERCONDUCTING ELECTRONICS;

SUPERCONDUCTING DEVICES;

EID: 0033327704     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.791915     Document Type: Article

References (29)

1. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock frequency digital systems," IEEE Trans. Appl. Superconduct., vol. 1, pp. 3-28, 1991.
2. O. A. Mukhanov, P. D. Bradley, S. B. Kaplan, S. V. Rylov, and A. F. Kirichenko, "Design and operation of RSFQ circuits for digital signal processing," in Proc. 5th Int. Superconduct. Electron. Conf., Nagoya, Japan, Sept. 1995, pp. 27-30.
3. K. Gaj et al., "Tools for the computer-aided design of multi-gigahertz superconducting digital circuits," IEEE Trans. Appl. Superconduct., vol. 9, pp. 18-38, Mar. 1999.
4. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Englewood Cliffs, NJ: Prentice-Hall, 1996, Ch. 11, pp. 629-692.
5. S. Palnitkar, Verilog HDL - A Guide to Digital Design and Synthesis. Englewood Cliffs, NJ: Prentice-Hall, 1996.
6. A. M. Dewey, Analysis and Design of Digital Systems with VHDL. PWS, 1997.
7. O. A. Mukhanov and S. V. Rylov, "Time-to-digital convereters based on RSFQ digital counters," IEEE Trans. Appl. Superconduct., vol. 7, pp. 2669-2672, June 1997.
8. V. K. Semenov, Y. A. Polyakov, and A. Ryzhikh, "Decimation filters based on RSFQ logic/memory cells," Ext. Abs. ISEC'97, 1997, pp. 344-346.
9. P. Bunyk, A. Y. Kidiyarova-Shevchenko, and P. Litskevitch "RSFQ microprocessor: New design approaches," IEEE Trans. Appl. Superconduct, vol. 7, pp. 2697-2704, June 1997.
10. K. K. Likharev, "Superconductors speed up computation," Physics World, May 1997, pp. 39-43.
11. K. Gaj, C.-H. Cheah, E. G. Friedman, and M. J. Feldman, "Functional modeling of RSFQ circuits using Verilog HDL," IEEE Trans. Appl. Superconduct., vol. 7, pp. 3151-3154, June 1997.
12. Q. P. Herr and M. J. Feldman, "Multiparameter optimization of RSFQ circuits using the method of inscribed hyperspheres," IEEE Trans. Appl. Superconduct., vol. 5, pp. 3337-3340, June 1995.
13. Q. P. Herr, "Bit errors and yield optimization in superconducting digital single-flux-quantum electronics," Ph.D. dissertation, Univ. Rochester, 1997.
14. "Hypres niobium process flow and design rules," available from Hypres, Inc., 175 Clearbrook Road, Elmsford, NY 10523.
15. B. Guan, M. J. Wengler, P. Rott, and M. J. Feldman, "Inductance estimation for complicated superconducting thin film structures with a finite segment method," IEEE Trans. Appl. Superconduct., vol. 7, pp. 2776-2779, June 1997.
16. S. Polonsky, P. Shevchenko, A. Kirichenko, D. Zinoviev, and A. Rylyakov, "PSCAN'96: New software for simulation and optimization of complex RSFQ circuits," IEEE Trans. Appl. Superconduct., vol. 7, pp. 2685-2689, June 1997.
17. A. Krasniewski, "Logic simulation of RSFQ circuits," IEEE Trans. Appl. Superconduct., vol. 3, pp. 33-38, Mar. 1993.
18. U. Golze, VLSI Chip Design with the Hardware Description Language VERILOG. New York: Springer Verlag, 1996.
19. D. Perry, VHDL, McGraw-Hill, 1991.
20. K. Gaj, E. G. Friedman, and M. J. Feldman, "Analysis of timing requirements for basic RSFQ cells," presented at the Appl. Superconduct. Conf. 1994, Oct. 1994. Available at http://www.ee.rochester.edu/sde/research/publications/asc94.
21. _, "Timing of multi-gigahertz rapid single flux quantum digital circuits," J. VLSI Signal Processing, vol. 9, pp. 247-276, 1997.
22. V. K. Semenov, Y. A. Polyakov, and D. Schneider, "Implementation of oversampling analog-to-digital converter based on RSFQ logic," Ext. Abs. ISEC'97, pp. 41-43.
23. K. Gaj, Q. P. Herr, and M. J. Feldman, "Parameter variations and synchronization of RSFQ circuits," in Proc. Applied Superconductivity, Institute of Physics Conf. Bristol, U.K., 1995, Series #148, pp. 1733-1736.
24. Presentation "Timing of Large RSFQ Circuits." Available at http://www.ee.rochester.edu/users/sde/research/projects/rsfq/timing/title. html.
25. K. Gaj, E. G. Friedman, M. J. Feldman, and A. Krasniewski, "A clock distribution scheme for large RSFQ circuits," IEEE Trans. Appl. Superconduct., vol. 5, pp. 3320-3324, 1995.
26. K. Gaj, E. G. Friedman, and M. J. Feldman, "Two-phase clocking for medium to large RSFQ circuits," Ext. Abs. ISEC'97, pp. 302-304.
27. Q. P. Herr et al., "Design and low speed testing of a four-bit RSFQ multiplier-accumulator," IEEE Trans. Appl. Superconduct., vol. 7, pp. 3168-3171, June 1997.
28. S. S. Martinet, D. K. Brock, M. J. Feldman, and M. F. Bocko, "Adder-accumulator cells in RSFQ logic," IEEE Trans. Appl. Superconduct., vol. 5, pp. 3006-3009, 1995.
29. A. M. Herr, C. A. Mancini, N. Vukovic, M. F. Bocko, and M. J. Feldman, "High-speed operation of a 64-bit circular shift register," IEEE Trans. Appl. Superconduct., vol. 8, pp. 120-124, Sept. 1998.