Design and component test of a tiny processor based on the SFQ technology

IEEE Transactions on Applied Superconductivity

Volumn 13, Issue 2 I, 2003, Pages 441-445

  Yoshikawa, N ^a   Matsuzaki, F ^a   Nakajima, N ^a   Fujiwara, K ^a   Yoda, K ^a   Kawasaki, K ^a  

^a YOKOHAMA NATIONAL UNIVERSITY   (Japan)

Author keywords

Binary decision diagram; Bit serial architecture; RSFQ; SFQ processor

Indexed keywords

BINARY CODES; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; DEMULTIPLEXING; FREQUENCIES; JOSEPHSON JUNCTION DEVICES; MICROPROCESSOR CHIPS; QUANTUM THEORY;

COMPONENT TEST;

DIGITAL CIRCUITS;

EID: 0041975876     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2003.813892     Document Type: Conference Paper

References (14)

1. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock frequency digital systems." IEEE Trans. Appl. Superconductivity, vol. 1, pp. 1-28, March 1991.
2. P. Bunyk, A. Y. Kidiyarova-Shevchenko, and P. Litskevitch, "RSFQ microprocessor: New design approaches," IEEE Trans. Appl. Superconductivity, vol. 7, pp. 2697-2704, June 1997.
3. P. Bunyk and V. K. Semenov, "Design of an RSFQ microprocessor, " IEEE Trans. Appl. Superconductivity, vol. 5, pp. 3325-3328, June 1995.
4. M. Dorojevets, P. Bunyk, D. Zinoviev, and K. K. Likharev, "Superconductor electronic devices for petaflops computing," FED Journal, vol. 10, pp. 3-14, March 1999.
5. A. Fujimaki, Y. Takai, and N. Yoshikawa, "High-End server based on complexity-reduced architecture for superconductor technology," IEICE Transactions on Electronics, vol. E85-C, no. 3, pp. 612-616, 2002.
6. F. Matsuzaki, K. Yoda, J. Koshiyama, K. Motoori, and N. Yoshikawa, "Design of small RSFQ microprocessor based on cell-based top-down design methodology," IEICE Trans. Electron., vol. E85-C, pp. 659-664, March 2002.
7. N. Yoshikawa, F. Matsuzaki, N. Nakajima, and K. Yoda, "Design and component test of a 1-bit RSFQ microprocessor," Physica C, vol. 378-381, pp. 1454-1460, 2002.
8. Z. J. Deng, N. Yoshikawa, S. R. Whiteley, and T. Van Duzer, "Data-Driven self-timed RSFQ digital integrated circuit and system," IEEE Trans. on Applied Superconductivity, vol. 7, pp. 3634-3637, June 1997.
9. N. Yoshikawa and J. Koshiyama, "Top-Down RSFQ logic design based on a binary decision diagram," IEEE Trans. Appl. Superconductivity, vol. 11, pp. 1098-1101, March 2001.
10. _, "A cell-based design apploach for RSFQ circuits using binary decision diagram," Superconductor Science and Technology, vol. 12, pp. 918-920, 1999.
11. BDD SFQ Cell library. [Online], Available: http://www.yoshilab.dnj.ynu.ac.jp/download/download.html
12. S. Yorozu, Y. Kameda, H. Terai, A. Fujimaki, T. Yamada, and S. Tahara, "A single flux quantum standard logic cell library," Physica C, vol. 378-381, pp. 1471-1474, 2002.
13. N. Yoshikawa, A. Mori, and J. Koshiyama, "Timing design of RSFQ circuits using verflog HDL," Trans. of IEICE, vol. J83-C, pp. 643-650, 2000.
14. Z. J. Deng, N. Yoshikawa, S. R. Whiteley, and T. V. Duzer, "Data-driven self-timed RSFQ high speed test system," IEEE Trans. Appl. Superconductivity, vol. 7, pp. 3830-3833, December 1997.