High-speed operation of demultiplexer up to 56 GHz

IEEE Transactions on Applied Superconductivity

Volumn 13, Issue 2 I, 2003, Pages 567-570

  Furuta, F ^a   Saitoh, K ^a   Takagi, K ^a  

^a HITACHI LTD   (Japan)

Author keywords

Demultiplexer; Monte Carlo simulation; On chip testing; Single flux quantum circuitry

Indexed keywords

COMPUTER SIMULATION; DATA COMMUNICATION SYSTEMS; ELECTRIC NETWORK TOPOLOGY; MONTE CARLO METHODS;

SINGLE FLUX QUANTUM CIRCUITRY;

DEMULTIPLEXING;

EID: 0041439949     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2003.813948     Document Type: Conference Paper

References (16)

1. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Supercond., vol. 1, pp. 3-28, Mar, 1991.
2. O. A. Mukhanov, P. D. Bradley, S. B. Kaplan, S. V. Rylov, and A. F. Kirichenko, "Design and operation of RSFQ circuits for digital signal processing," in Ext. Abstract, Int. Supercond. Electron. Conf., Sept. 1995, pp. 27-30.
3. Y. Kameda, S. Yorozu, and S. Tahara, "SFQ standard cell-based circuit design of an internal link speeded-up Batcher-Banyan packet switch," IEEE Trans. Appl. Supercond., vol. 11, pp. 322-325, June 2001.
4. J. X. Przybysz, D. L. Miller, E. H. Navisky, and J. H. Kang, "Josephson sigma-delta modulator for high dynamic range A/D conversion," IEEE Trans. Appl. Supercond., vol. 3, pp. 2732-2735, Mar. 1993.
5. S. B. Kaplan and O. A. Mukhanov, "Operation of a superconductive demultiplexer using rapid single flux quantum (RSFQ) technology," IEEE Trans. Appl. Supercond., vol. 5, pp. 2853-2856, June 1995.
6. D. L. Miller, J. X. Przybysz, A. H. Worsham, and J. Kang, "A single-flux-quantum demultiplexer," IEEE Trans. Applied Supercond., vol. 7, pp. 2690-2693, June 1997.
7. A. F. Kirichenko, "High-speed asynchronous data multiplexing/demultiplexing," IEEE Trans. Applied Supercond., vol. 9, pp. 4046-4048, June 1999.
8. N. Yoshikawa and Z. J. Deng, "Simulation and 18 Gb/s testing of a data-driven self-timed RSFQ demultiplexer," IEEE Trans. Applied Supercond., vol. 9, pp. 4349-4352, June 1999.
9. F. Furuta, K. Saitoh, and K. Takagi, "Design of demultiplexer and demonstration of the operation up to 46 GHz," IEICE Trans. Electron., vol. E85-C, pp. 631-635, Mar. 2002.
10. A. F. Kirichenko, O. A. Mukhanov, and A. I. Ryzhikh, "Advanced on-chip test technology for RSFQ circuits," IEEE Trans. Applied Supercond., vol. 7, pp. 3438-3441, June 1997.
11. Z. J. Deng, N. Yosikawa, S. R. Whiteley, and T. V. Duzer, "Data-driven self-timed RSFQ digital integrated circuit and system," IEEE Trans. Applied Supercond., vol. 7, pp. 3634-3637, June 1997.
12. K. Gaj, E. G. Friedman, and M. J. Feldman, "Timing of multi-gigahertz rapid single flux quantum digital circuits," Journal of VLSI Signal Processing, vol. 9, pp. 247-276, 1997.
13. L. Zheng, N. Yoshikawa, J. Deng, X. Meng, S. Whiteley, and T. V. Duzer, "RSFQ multiplexer and demultiplexer," IEEE Trans. Applied Supercond., vol. 9, pp. 3310-3313, June 1999.
14. M. Jeffery, W. J. Perold, Z. Wang, and T. V. Duzer, "Monte Carlo optimization of superconducting complementary output switching logic circuits," IEEE Trans. Applied Supercond., vol. 8, pp. 104-119, Sept. 1998.
15. H. Numata, S. Nagaswa, and S. Tahara, "Fabrication process for submicron Josephson junctions," in Ext. Abstract, Int. Supercond. Electron. Conf., Aug. 1993, pp. 280-281.
16. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380 ps, 9.5 mW Josephson 4-kbit RAM operated at a high bit yield," IEEE Trans., Appl. Superconduct., vol. 5, no. 2, pp. 2447-2452, June 1995.