Differential SFQ transmission using either inductive or capacitive coupling

IEEE Transactions on Applied Superconductivity

Volumn 13, Issue 2 I, 2003, Pages 507-510

  Johnson, Mark W ^a   Herr, Quentin P ^a   Durand, Dale J ^a   Abelson, Lynn A ^a  

^a NORTHROP GRUMMAN CORPORATION   (United States)

Author keywords

Capacitively coupled SFQ; DFQ; Inductively coupled SFQ; RSFQ; Series biasing

Indexed keywords

CRYOSTATS; ELECTRIC CURRENTS; ELECTROMAGNETIC WAVE PROPAGATION; GATES (TRANSISTOR); LOGIC CIRCUITS; MAGNETIC COUPLINGS; RANDOM PROCESSES; THERMAL LOAD;

SERIES BIASING;

QUANTUM ELECTRONICS;

EID: 0042442269     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2003.813918     Document Type: Conference Paper

References (10)

1. M. Dorojevets and P. Bunyk, "Architectural and implementation challenges in designing high-performance RSFQ processors: A Flux-1 microprocessor and beyond," IEEE Trans. Appl. Supercond., submitted for publication.
2. P. Bunyk, M. Leung, and M. Dorojevets, "Flux-1 RSFQ microprocessor: Physical design and test results," IEEE Trans. Appl. Supercond., submitted for publication.
3. V. K. Semenov and M. A. Voronova, "DC voltage multipliers: A novel application of synchronization in Josephson junction arrays," IEEE Trans. Magn., vol. 25, pp. 1432-1435, March 1989.
4. V. K. Semenov and, Yu. A. Polyakov, "Circuit improvements for a voltage multiplier," IEEE Trans. Appl. Supercond., vol. 11, pp. 550-553, March 2001.
5. Q. Herr, M. Wire, and A. Smith, "High speed data link between digital superconductor chips," Apl. Phys. Lett., vol. 80, pp. 3210-3212, Apr. 2002.
6. FastHenry-2.0S and subsequent versions are provided courtesy of Whiteley Research, Inc.
7. J. M. Jaycox and M. B. Ketchen, "Planar coupling scheme for ultra-low noise DC SQUIDs," IEEE Trans. Appl. Mag., vol. MAG-17, Jan. 1981.
8. Q. Herr, M. Wire, and A. Smith, "Ballistic SFQ signal propagation on-chip and chip-to-chip," IEEE Trans. Appl. Supercond., submitted for publication.
9. 2 Nb integrated circuit process," IEEE Trans. Appl. Supercond., vol. 11, pp. 1061-1065, Mar. 2001.
10. G. Kerber, L. Abelson, K. Edwards, R. Hu, M. W. Johnson, M. Leung, and J. Luine, "Fabrication of high current density Nb integrated circuits using a self-aligned junction anodization process," IEEE Trans. Appl. Supercond., submitted for publication.