COOL-0: Design of an RSFQ Subsystem for Petaflops Computing

IEEE Transactions on Applied Superconductivity

Volumn 9, Issue 2 PART 3, 1999, Pages 3606-3614

  Dorojevets, Mikhail ^a   Bunyk, Paul ^a   Zinoviev, Dmitri ^a   Likharev, Konstantin ^a  

^a STONY BROOK UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; DATA STORAGE EQUIPMENT; FLIP FLOP CIRCUITS; GENERAL PURPOSE COMPUTERS; LOGIC CIRCUITS;

PETAFLOPS COMPUTING; RAPID SINGLE FLUX QUANTUM SUBSYSTEM; SUPERCONDUCTOR PROCESSING ELEMENTS;

SUPERCONDUCTING DEVICES;

EID: 0032685427     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.783810     Document Type: Article

References (28)

1. K. Likharev and V. Semenov, "RSFQ logic/memory family: a new Josephson junction technology for sub-terahertz clock frequency digital systems," IEEE Tram. Appl. Supercond. vol. 1, pp. 3-28, March 1991.
2. K. Likharev, "Superconductors speed up computation," Phys. World, vol. 10, pp. 39-43, May 1997.
3. W. Chin, V. Patel, A. Rylyakov, J. Lukens and K. Likharev, "Rapid single-flux-quantum T flip-flop operating at 770 GHz," in this volume.
4. K. Likharev and A. Rylyakov, "Pulse jitter and timing errors in RSFQ circuits," in this volume.
5. PITAC - Interim Report to the President, Aug. 6, 1998, see Web site http://www.ccic.gov/ac/interimJ.
6. National Technology Roadmap for Semiconductors. 1997 Edition, Semiconductor Industry Association, San Jose, CA, see Web site http://notes.sematech.org/mcpgs/roadmap4.pdf.
7. G. Gao, K. Likharev, P. Messina, and T. Sterling, "Hybrid technology multithreaded architecture," Proc. 6th Symp. Frontiers of Massively Parallel Computation. Los Alamitos, CA: IEEE Comp. Soc. Press, 1996, pp. 98-105.
8. T. Sterling, "A hybrid technology multithreaded architecture for petaflops computing," CACR, Caltech, Pasadena, CA, 1997, see Web site http://htmt.cacr.caltech.edu/Overview.html.
9. A preliminary description of this design was released in December 97 as Technical Report 03, HTMT RSFQ System Group, SUNY at Stony Brook.
10. B. Smith, "Architecture and applications of the HEP multiprocessor computer system," in SPIE Real Time Signal Processing IV. New York: SPIE, 1981, pp. 241-248.
11. M. Dorojevets and P. Wolcott, "The ElTmis-3 and MARS-M: Recent advances in Russian high-performance computing," J. Supercomputing, vol. 6, pp. 5-48,1992.
12. "A revolutionary approach to parallel programming: The Tera MTA," Seattle, WA: Tera Computer Company, 1998, see Web site http://www.tera.com/mta.html.
13. H. Hirata, K. Kimura, S. Nagamine, Y. MochizuM, A. Nishimura, Y. Nakase, and T. Nishizava, "An elementary processor architecture with simultaneous instruction issuing from multiple threads," in Proc. ISCA15. Los Alamitos, CA: IEEE Comput. Soc Press, .1988, pp. 443-451.
14. A. Agarwal, B. H. Lim, D. Kranz, and J. Kubiatovicz, "APRIL: a processor architecture for multiprocessing," in Proc. ISCA-17. Los Alamitos, CA: IEEE Comput. Soc. Press, 1990, pp. 104-114.
15. W. J. Dally, S. W. Keckler, N. Carter, A. Chang, M. Fillo, and W. S. Lee, "M-Machine architecture v 1.0, in MIT Concurrent V1SI Architecture Memo 58. MIT, Cambridge, MA, 1994.
16. S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, R. L. Stamm, and D. M. Tullsen,/'Simultaneous multithreading: a platform for next-generation processors," IEEE Micro. J., vol. 17, pp. 12-19, Sept/Oct. 1997.
17. G. Gao, K. Theobald, A. Marquez, and T. Sterling, "The HTMT program execution model," Tech. Memo 09. CAPSL, Univ. of Delaware, Newark, 1997.
18. M. Dorojevets, "The COOL ISA Handbook, v 0.91" Tech. Report 04. HTMT RSFQ System Group, SUNY, Stony Brook, NY, 1998.
19. P. Bunyk, and P. Litskevich, "Case Study in RSFQ Design: Fast Pipelined 32-bit Adder", in this volume.
20. Y. Kameda, S. V. Polonsky, M. Maezawa, and T. Nanya, "Self-timed parallel adders based on DI RSFQ primitives," in this volume.
21. Niobium Design Rules, Revision 017, Elmsford, NY: HYPRES, Inc., Jan. 1997, see Web site http://hypres.com/designrule/rules.html.
22. W.H. Mallison, R.E. Miller, and A.W. Kleinsasser, "Effect of growth conditions on the electrical properties of Nb/Al-oxide/Nb tunnel junctions", IEEE Trans, on Appl. Supercond., vol. 5, pp. 2330-2333, June 1995.
23. D. Averin and A. Bardas, "AC Josephson effect in a single quantum channel", Phys. Rev. Lett., vol. 75, pp. 1831-1834, Aug. 1995: A. Bardas and D. Averin, "Electron transport in mesoscopic disordered superconductor-normal-metal-superconductor junctions", Phys. Rev. B, vol. 56, pp. R8518-R8521, Oct. 1997.
24. L. A. Abelson, Q. P. Herr, G. L. Kerber, M. Leung, and T. S. Tighe, "Manufacturability of Superconductor Electronics for a Petaflops-Scale Computer," in this volume.
25. O.A. Mukhanov (HYPRES, Inc.), private communication, Sept. 1998.
26. L. Abelson (TRW), private communication, Sept. 1998.
27. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380-ps, 9.5 mW Josephson 4-Kbit RAM operated at high bit yield", IEEE Trans. Appl. Supercond., vol. 5, pp. 2447-2250, March 1995.
28. L. Wittie, D. Yu. Zinoviev, G. Sazaklis, and K. Likharev, "CNET: Design of a RSFQ switching network for petaflops computing," in this volume.