High-frequency clock operation of josephson 256-word x 16-bit rams

IEEE Transactions on Applied Superconductivity

Volumn 9, Issue 2 PART 3, 1999, Pages 3708-3713

  Nagasawa, Shuichi ^a   Numata, Hideaki ^a   Hashimoto, Yoshihito ^a   Tahara, Shuichi ^a  

^a NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); ELECTRIC TRANSFORMERS; IMPEDANCE MATCHING (ELECTRIC); POWER SUPPLY CIRCUITS; RANDOM ACCESS STORAGE;

HIGH FREQUENCY CLOCK OPERATION; JOSEPHSON REGULATOR; SIGNAL AMPLIFIERS;

JOSEPHSON JUNCTION DEVICES;

EID: 0032690533     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.783834     Document Type: Article

References (10)

1. S. Nagasawa, Y. Wada, M. Hidaka, H. Tsuge, I. Ishida, and S. Tahara, "570-ps 13-mW Josephson 1-Kbit NDRO RAM," IEEE J. Solid-State Circuits, vol. 24, pp. 1363-1371, 1989.
2. H. Suzuki, N. Fujimaki, H. Tamura, T. Imamura, and S. Hasuo, "A 4K Josephson memory," IEEE Trans, on Mag., vol. 25, pp. 783-788, 1989.
3. I. Kurosawa, H. Nakagawa, S. Kousaka, M. Aoyagi, and S. Takada, "A 1-Kbit Josephson random access memory using variable threshold cells," IEEE J. Solid-State Circuits, vol. 24, pp. 1034-1040, 1989.
4. S. Tahara, I. Ishida, S. Nagasawa, M. Hidaka, H. Tsuge, and Y. Wada, "4-Kbit Josephson nondestructive read-out RAM operated at 580 psec and 6.7 mW," IEEE Trans. Mag., vol. 27, pp. 2626-2633, 1991.
5. P.F. Yuh, "A 2-kbit superconducting memory chip," IEEE Trans, on Applied Superconductivity, vol. 3, no. 2, pp. 3013-3021, Jun. 1993.
6. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380-ps, 9.5-mW Josephson 4-Kbit RAM operated at a high bit yield," IEEE Trans, on Applied Superconductivity, vol. 5, no. 2, pp. 2447-2452, Jun. 1995.
7. P. Bunyk, A. Y. Kidiyarova-Shevchenko, and P. Litskevitch, "RSFQ microprocessor: new design approaches," IEEE Trans, on Applied Superconductivity, vol. 7, no. 2, pp. 2697-2704, June 1997.
8. S. Nagasawa, H. Numata, Y. Hashimoto, and S. Tahara, "High-frequency clock operation of Josephson RAMs," ISEC'97 Extended s, D31, pp. 290-292,1997.
9. P.C. Arnett and D. J. Herreil, "Power design for gigabit Josephson logic system," IEEE Trans, on Microwave Theory and Techniques, vol. MTT28, pp. 500-508, May 1980.
10. S. Nagasawa, H. Numata, C. Kato, and S. Tahara, "Evaluation of trapped magnetic flux for Josephson 4-Kbit RAMs," ISEC'95 Extended s, 7-3, pp. 192-194, 1995.