Wideband Inductive-coupling Interface for High-performance Portable System

Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007

Volumn , Issue , 2007, Pages 13-20

  Ishikuro, Hiroki ^a   Miura, Noriyuki ^a   Kuroda, Tadahiro ^a  

^a KEIO UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DATA TRANSFER; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; PORTABLE EQUIPMENT; SYSTEM-IN-PACKAGE; WIRELESS INTERCONNECTS;

CIRCUIT DESIGN TECHNIQUES; COMMUNICATION RANGE; INDUCTIVE COUPLINGS; PORTABLE DEVICE; POWER REDUCTIONS; SYSTEM IN A PACKAGES; WIRELESS DATA TRANSFER; WIRELESS INTERFACES;

ELECTROMAGNETIC INDUCTION;

EID: 67649927340     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405672     Document Type: Conference Paper

References (17)

1. T. Ezaki, et al., "A 160Gb/s Interface Design Configuration for Multichip LSI, " IEEE ISSCC Digest of Technical Papers, pp. 140-141, Feb. 2004.
2. J. Burns, et al., "Three-Dimensional Integrated Circuits for Low-Power, High-Bandwidth Systems on a Chip, " IEEE ISSCC Digest of Technical Papers, pp. 268-269, Feb. 2001.
3. K. Takahashi, et al., "Through Silicon Via and 3-D Wafer/Chip Stacking Technology, " Symposium on VLSI Circuits Digest of Technical Papers, pp. 114-117, June 2006.
4. K. Kanda, et al., "A 1. 27Gb/s/ch 3mW/pin Wireless Superconnect (WSC) Interface Scheme, " IEEE ISSCC Digest of Technical Papers, pp. 186-187, Feb. 2003.
5. D. Mizoguchi, et al., "A 1. 2Gb/s/pin Wireless Superconnect Based on Inductive Inter-chip Signaling (IIS), " IEEE ISSCC Digest of Technical Papers, pp. 142-143, Feb. 2004.
6. T. Kuroda, et al., "Perspective of low-power and high-speed wireless inter-chip communications for SiP integration, " Proceedings of the 32nd European Solid-State Circuits Conference, pp. 3-6, Sep. 2006.
7. N. Miura, et al., "0. 14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping, " IEEE ISSCC Digest of Technical Papers, pp. 358-359, Feb. 2007.
8. H. Ishikuro et al,. "An Attachable Wireless Chip Access Interface for Arbitrary Data Rate Using Pulse-Based Inductive-Coupling through LSI Package, " IEEE ISSCC Digest of Technical Papers, pp. 340-341, Feb. 2007.
9. N. Miura, et al., "Cross Talk Countermeasures in Inductive Inter-Chip Wireless Superconnect, " Proceedings of IEEE CICC, pp. 99-102, Oct. 2004.
10. N. Miura, et al., "A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link, " IEEE ISSCC Digest of Technical Papers, pp. 424-425, Feb. 2006.
11. N. Miura, et al., "A 195-Gb/s 1. 2-W Inductive Inter-Chip Wireless Superconnect with Transmit Power Control Scheme for 3-D-Stacked System in a Package, " IEEE J Solid-State Circuits, vol. 41, no. 1, pp. 23-34, Jan. 2006.
12. N. Miura, et al., "Analysis and Design of Inductive Coupling and Transceiver Circuit for Inductive Inter-Chip Wireless Superconnect, " IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 829-837, Apr. 2005.
13. M. Inoue, et al., "Daisy Chain for Power Reduction in Inductive-Coupling CMOS Link, " Symposium on VLSI Circuits Digest of Technical Papers, pp. 80-81, Jun. 2006.
14. A. Iwata, et al., "A 3D Integration Scheme utilizing Wireless Interconnections for Implementing Hyper Brains, " IEEE ISSCC Digest of Technical Papers, pp. 262-263, Feb. 2005.
15. M. Sasaki, et al., "A 0. 95mW/1. 0Gbps Spiral-Inductor Based Wireless Chip-Interconnect with Asynchronous Communication Scheme, " Symposium on VLSI Circuits Digest of Technical Papers, pp. 348-351, June 2005.
16. K. Finkenzeller, "RFID HANDBOOK, 2nd edition", Willey
17. J. D. Kraus et al, "Antennas", McGraw Hill.