Cross talk countermeasures in inductive inter-chip wireless superconnect

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2004, Pages 99-102

  Miura, Noriyuki ^a   Mizoguchi, Daisuke ^a   Sakurai, Takayasu ^b   Kuroda, Tadahiro ^a  

^a KEIO UNIVERSITY   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

INTERFERENCE-TO-SIGNAL RATIO (ISR); SIGNAL WAVEFORMS; SYSTEM IN A PACKAGE (SIP); WIRELESS SUPERCONNECTS;

BANDWIDTH; CAPACITANCE; DATA COMMUNICATION SYSTEMS; INDUCTANCE; MICROPROCESSOR CHIPS; SIGNAL PROCESSING; TIME DIVISION MULTIPLE ACCESS; WAVEFORM ANALYSIS;

CROSSTALK;

EID: 17044430928     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. D. Mizoguchi, Y. B. Yusof, N. Miura, T. Sakurai, and T. Kuroda, "A 1.2Gb/s/pin Wireless Superconnect Based on Inductive Inter-chip Signaling (IIS)," ISSCC Digest of Technical Papers, pp. 142-143, Feb. 2004.
2. N. Miura, D. Mizoguchi, Y. B. Yusof, T. Sakurai, and T. Kuroda, "Analysis and Design of Transceiver Circuit and Inductor Layout for Inductive Inter-chip Wireless Superconnect," to be published in 2004 Symposium on VLSI Circuits.
3. J. Burns, L. McIlrath, C. Keast, D. P. Vu, K. Warner, and P. Wyatt, "Three-Dimensional Integrated Circuits for Low-Power, High-Bandwidth System on a Chip," ISSCC Digest of Technical Papers, pp.268-269, Feb. 2001.
4. T. Ezaki, K. Kondo, H. Ozaki, N. Sasaki, H. Yonemura, M. Kitano, S. Tanaka, and T. Hirayama, "A 160G/b/s Interface Design Configuration for Multichip LSI," ISSCC Digest of Technical Papers, pp.140-141, Feb. 2004.
5. K. Kanda, D. D. Antono, K, Ishida, H. Kawaguchi, T. Kuroda, and T. Sakurai, "A 1.27Gb/s/ch 3mW/pin Wireless Superconnect (WSC) Interface Scheme," ISSCC Digest of Technical Papers, pp. 186-187, Feb. 2003.
6. R. J. Drost, R. P. Hopkins, and I. E. Sutherland, "Proximity Communication," IEEE Proceedings of CICC, pp.469-472, Sept. 2003.
7. M. Nagata, J. Nagai, T. Morie, and A. Iwata, "Measurements and Analysis of Substrate Noise Waveform in Mixed Signal IC Environment," IEEE Trans. CAD, vol. 19, No. 6, pp. 671-678, June 2000.