|
Volumn , Issue , 2006, Pages 3-6
|
Perspective of low-power and high-speed wireless inter-chip communications for SiP integration
a
KEIO UNIVERSITY
(Japan)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CAPACITIVE COUPLING;
CIRCUIT DESIGN;
MICRO BUMPS;
WIRELESS LINKS;
BIT ERROR RATE;
COMMUNICATION SYSTEMS;
COMPUTATION THEORY;
DATA COMMUNICATION SYSTEMS;
INTEGRATED CIRCUIT LAYOUT;
TELECOMMUNICATION LINKS;
CHIP SCALE PACKAGES;
|
EID: 39549103814
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ESSCIR.2006.307522 Document Type: Conference Paper |
Times cited : (14)
|
References (12)
|