A 1.2-V 12-b 120-MS/s SHA-free dual-channel nyquist ADC based on midcode calibration

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 5, 2009, Pages 894-901

  Choi, Hee Cheol ^a   Kim, Young Ju ^a   Ahn, Gil Cho ^a   Lee, Seung Hoon ^a  

^a Sogang University   (South Korea)

Author keywords

Analog to digital converter (ADC); CMOS analog integrated circuit; Comparator offset; Dual channel; Input sampling network; Low power; Midcode calibration; Sample and hold amplifier (SHA) free; Switched operational amplifier (op amp)

Indexed keywords

ANALOG INTEGRATED CIRCUITS; CALIBRATION; CMOS INTEGRATED CIRCUITS; FREQUENCY CONVERTERS; HIGH SPEED CAMERAS; LOW POWER ELECTRONICS; OPERATIONAL AMPLIFIERS; SIGNAL SAMPLING; SIGNAL TO NOISE RATIO; VIDEO SIGNAL PROCESSING;

ANALOG TO DIGITAL CONVERTERS; CMOS ANALOG INTEGRATED CIRCUITS; DUAL CHANNEL; LOW POWER; SAMPLE-AND-HOLD AMPLIFIER; SAMPLING NETWORK; SWITCHED OPERATIONAL AMPLIFIERS;

ANALOG TO DIGITAL CONVERSION;

EID: 67649268380     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2015200     Document Type: Conference Paper

References (20)

1. T. Ito, D. Kurose, T. Ueno, T. Yamaji, and T. Itakura, "55 mW 1.2 V 12 bit 100-MSPS pipeline ADCs for wireless receivers," in Proc. Eur. Solid-State Circuits Conf., Sep. 2006, pp. 540-543.
2. C. Michalski, "A 12 b 105 Msample/s, 850 mW analog to digital converter," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2000, pp. 208-211.
3. T. N. Andersen et al., "A cost-efficient high-speed 12-bit pipeline ADC in 0.18-bm digital CMOS," IEEE J. Solid-State Circuits vol. 40, no. 7, pp. 1506-1513, Jul. 2005.
4. S. M. Yoo, T. H. Oh, H. Y. Lee, K. H. Moon, and J. W. Kim, "A 3.0 V 12 b 120 Msample/s CMOS pipelined ADC," in Proc. IEEE Int. Symp. Circuits Syst., May 2006, pp. 1023-1026.
5. W. C. Black, Jr and D. A. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. SC-15, no. 6, pp. 1022-1029, Dec. 1980.
6. S. M. Jamal, D. Fu, N. C.-J. Chang, P. J. Hurst, and S. H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1618-1627, Dec. 2002.
7. C. Enz and G. Temes, "Circuit techniques for reducing the effects of opamp imperfections: Autozeroing, correlated double sampling and chopper stabilization," Proc. IEEE, no. 11, pp. 1584-1614, Nov. 1996.
8. C. C. Enz and E. A. Vittoz, "A CMOS chopper amplifier," IEEE J. Solid-State Circuits, vol. SC-22, no. 3, pp. 335-341, Jun. 1987.
9. C. R. Grace, P. J. Hurst, and S. H. Lewis, "A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration," IEEE J. Solid- State Circuits, vol. 40, no. 5, pp. 1038-1046, May 2005.
10. Z. M. Lee, C. Y. Wang, and J. T. Wu, "A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background calibration," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2149-2160, Oct. 2007.
11. S.Huangand B. C.Levy, "Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 6, pp. 1278-1288, Jun. 2006.
12. J. Yuan, N. Farhat, and J. Van der Spiegel, "Background calibration with piecewise linearized error model for CMOS pipeline A/D converter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 2, pp. 311-321, Feb. 2008.
13. J. L. Fan, C. Y. Wang, and J. T. Wu, "A robust and fast digital background calibration technique for pipelined ADCs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 6, pp. 1213-1223, Jun. 2007.
14. 2 1.2 V 12 b 120 MS/s SHA-free dual-channel Nyquist ADC based on midcode calibration," Proc. ISCAS, pp. 9-12, May 2008.
15. N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 3, pp. 261-271, Mar. 2001.
16. 2 90-nm CMOS pipeline ADC for flat panel display applicxations," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2688-2695, Dec. 2007.
17. A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
18. B. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 629-633, Dec. 1983.
19. 2 10 b 50 MS/s ADC with wide input range," in ISSCC Dig. Tech. Papers, Feb. 2006, pp. 226-227.
20. R. Castello and P. Gray, "A high-performance micropower switchedcapacitor filter," IEEE J. Solid-State Circuits, vol. SC-20, no. 6, pp. 1122-1132, Dec. 1985.