A robust and fast digital background calibration technique for pipelined ADCs

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 54, Issue 6, 2007, Pages 1213-1223

  Fan, Jen Lin ^a   Wang, Chung Yi ^a   Wu, Jieh Tsorng ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Analog to digital (A D) conversion; Calibration; Digital background calibration; Mixed analog digital integrated circuits

Indexed keywords

CALIBRATION; CAPACITORS; INTEGRATED CIRCUITS; SIGNAL PROCESSING;

DIGITAL BACKGROUND CALIBRATION; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS; SWITCHED-CAPACITOR;

ANALOG TO DIGITAL CONVERSION;

EID: 34250893074     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2007.895231     Document Type: Article

References (12)

1. H.-C. Liu, Z.-M. Lee, and J.-T.Wu, "A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1047-1056, May 2005.
2. E. Siragusa and I. Galton, "A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2126-2138, Dec. 2004.
3. B. Murmann and B. E. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
4. J. McNeill, M. Coln, and B. Larivee, ""Split-ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2437-2445, Dec. 2005.
5. X. Wang, P. J. Hurst, and S. H. Lewis, "A 12-bit 20-MSample/s pipelined analog-to-digital converter with nested digital background calibration," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1799-1807, Nov. 2004.
6. Y. Chiu, C. W. Tsang, B. Nikolic, and P. R. Gray, "Least mean square adaptive digital background calibration of pipelined analog-to-digital converters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 38-46, Jan. 2004.
7. J. Li, G.-C. Ahn, D.-Y. Chang, and U.-K. Moon, "A 0.9-V 12-mW 5-MSPS algorithmic ADC with 77-dB SFDR," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 960-969, Apr. 2005.
8. J.-L. Fan and J.-T. Wu, "A robust background calibration technique for switched-capacitor pipelined ADCs," in Dig. Tech. Papers IEEE Int. Symp. Circuits Syst., May 2005, pp. 1374-1377.
9. Y.-S. Shu and B.-S. Song, "A 15 b-linear, 20 MS/s, 1.5 b/stage pipelined ADC digitally calibrated with signal-dependent dithering," in Dig. Tech. Papers Symp. VLSI Circuits, May 2006.
10. S. M. Jamal, D. Fu, N. C.-J. Chang, P. J. Hurst, and S. H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1618-1627, Dec. 2002.
11. C.-C. Huang and J.-T.Wu, "Abackground comparator calibration technique for flash analog-to-digital converters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 9, pp. 1732-1740, Sep. 2005.
12. B. Farhang-Boroujeny, Adaptive Filters: Theory and Applications. New York: Wiley, 1999.