-
1
-
-
0019265826
-
Time interleaved converter arrays
-
Dec.
-
W.C. Black, Jr. and D.A. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. SC-15, no. 6, pp. 1022-1029, Dec. 1980.
-
(1980)
IEEE J. Solid-State Circuits
, vol.SC-15
, Issue.6
, pp. 1022-1029
-
-
Black W.C., Jr.1
Hodges, D.A.2
-
2
-
-
0023602395
-
A 1-GHz 6-bit ADC system
-
Dec.
-
K. Poulton, J.J. Corcoran, and T. Hornak, "A 1-GHz 6-bit ADC system," IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 962-970, Dec. 1987.
-
(1987)
IEEE J. Solid-State Circuits
, vol.SC-22
, Issue.6
, pp. 962-970
-
-
Poulton, K.1
Corcoran, J.J.2
Hornak, T.3
-
3
-
-
0024018237
-
Digital spectra of nonuniformly sampled signals: Fundamentals and high-speed waveform digitizers
-
June
-
Y.C. Jenq, "Digital spectra of nonuniformly sampled signals: Fundamentals and high-speed waveform digitizers," IEEE Trans. Instrum. Meas., vol. 37, pp. 245-251, June 1988.
-
(1988)
IEEE Trans. Instrum. Meas.
, vol.37
, pp. 245-251
-
-
Jenq, Y.C.1
-
4
-
-
0025383716
-
Digital spectra of nonuniformly sampled signals: A robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving
-
Feb.
-
Y.C. Jenq, "Digital spectra of nonuniformly sampled signals: A robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving," IEEE Trans. Instrum. Meas., vol. 39, pp. 71-75, Feb. 1990.
-
(1990)
IEEE Trans. Instrum. Meas.
, vol.39
, pp. 71-75
-
-
Jenq, Y.C.1
-
5
-
-
0026240449
-
Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer
-
Oct.
-
A. Petraglia and S.K. Mitra, "Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer," IEEE Trans. Instrum. Meas., vol. 40, pp. 831-835, Oct. 1991.
-
(1991)
IEEE Trans. Instrum. Meas.
, vol.40
, pp. 831-835
-
-
Petraglia, A.1
Mitra, S.K.2
-
6
-
-
0027553563
-
A 10-b 50-MHz pipelined CMOS A/D converter with S/H
-
Mar.
-
M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/D converter with S/H," IEEE J. Solid-State Circuits, vol. 28, pp. 292-300, Mar. 1993.
-
(1993)
IEEE J. Solid-State Circuits
, vol.28
, pp. 292-300
-
-
Yotsuyanagi, M.1
Etoh, T.2
Hirata, K.3
-
7
-
-
0027576932
-
An 8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS
-
Apr.
-
C.S.G. Conroy, D.W. Cline, and P.R. Gray, "An 8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS," IEEE J. Solid-State Circuits, vol. 28, pp. 447-454, Apr. 1993.
-
(1993)
IEEE J. Solid-State Circuits
, vol.28
, pp. 447-454
-
-
Conroy, C.S.G.1
Cline, D.W.2
Gray, P.R.3
-
8
-
-
0029267888
-
An 85 mW, 10b, 40 Msample/s CMOS parallel-pipelined ADC
-
Mar.
-
K. Nakamura, M. Hotta, L.R. Carley, and D.J. Allstot, "An 85 mW, 10b, 40 Msample/s CMOS parallel-pipelined ADC," IEEE J. Solid-State Circuits, vol. 30, pp. 173-183, Mar. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, pp. 173-183
-
-
Nakamura, K.1
Hotta, M.2
Carley, L.R.3
Allstot, D.J.4
-
9
-
-
0031102975
-
A 10-b, 100-MS/s CMOS A/D converter
-
Mar.
-
K.Y. Kim, N. Kusayanagi, and A.A. Abidi, "A 10-b, 100-MS/s CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 302-311, Mar. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 302-311
-
-
Kim, K.Y.1
Kusayanagi, N.2
Abidi, A.A.3
-
10
-
-
0032308947
-
An analog background calibration technique for time-interleaved analog-to-digital converters
-
Dec.
-
K.C. Dyer, D. Fu, S.H. Lewis, and P.J. Hurst, "An analog background calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1912-1919, Dec. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, pp. 1912-1919
-
-
Dyer, K.C.1
Fu, D.2
Lewis, S.H.3
Hurst, P.J.4
-
11
-
-
0032313025
-
A digital background calibration technique for time-interleaved analog-to-digital converters
-
Dec.
-
D. Fu, K.C. Dyer, S.H. Lewis, and P.J. Hurst, "A digital background calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, Dec. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, pp. 1904-1911
-
-
Fu, D.1
Dyer, K.C.2
Lewis, S.H.3
Hurst, P.J.4
-
12
-
-
0031641434
-
A comparison of monolithic background calibration in two time-interleaved analog-to-digital converters
-
May
-
K.C. Dyer, D. Fu, S.H. Lewis, and P.J. Hurst, "A comparison of monolithic background calibration in two time-interleaved analog-to-digital converters," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, May 1998, pp. 13-16.
-
(1998)
Proc. IEEE Int. Symp. Circuits and Systems
, vol.1
, pp. 13-16
-
-
Dyer, K.C.1
Fu, D.2
Lewis, S.H.3
Hurst, P.J.4
-
13
-
-
0034225769
-
A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs
-
July
-
H. Jin and E.K.F. Lee, "A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs," IEEE Trans. Circuits Syst. II, vol. 47, no. 7, pp. 603-613, July 2000.
-
(2000)
IEEE Trans. Circuits Syst. II
, vol.47
, Issue.7
, pp. 603-613
-
-
Jin, H.1
Lee, E.K.F.2
-
14
-
-
0035271860
-
Explicit analysis of channel mismatch effects in time-interleaved ADC systems
-
Mar.
-
N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, "Explicit analysis of channel mismatch effects in time-interleaved ADC systems," IEEE Trans. Circuits Syst. I, vol. 48, pp. 261-271, Mar. 2001.
-
(2001)
IEEE Trans. Circuits Syst. I
, vol.48
, pp. 261-271
-
-
Kurosawa, N.1
Kobayashi, H.2
Maruyama, K.3
Sugawara, H.4
Kobayashi, K.5
-
15
-
-
0035392381
-
A 10-bit 200-MS/s CMOS parallel pipeline A/D converter
-
July
-
L. Sumanen, M. Waltari, and K.A.I. Halonen, "A 10-bit 200-MS/s CMOS parallel pipeline A/D converter," IEEE J. Solid-State Circuits, pp. 1048-1055, July 2001.
-
(2001)
IEEE J. Solid-State Circuits
, pp. 1048-1055
-
-
Sumanen, L.1
Waltari, M.2
Halonen, K.A.I.3
-
16
-
-
0035693616
-
2 with mixed-signal chopping and calibration
-
Dec.
-
2 with mixed-signal chopping and calibration," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1859-1867, Dec. 2001.
-
(2001)
IEEE J. Solid-State Circuits
, vol.36
, Issue.12
, pp. 1859-1867
-
-
Van der Ploeg, H.1
Hoogzaad, G.2
Termeer, H.A.H.3
Vertregt, M.4
Roovers, R.L.J.5
-
19
-
-
85032751540
-
Splitting the unit delay, tools for fractional delay filter design
-
Jan.
-
T.I. Laakso, V. Välimäki, M. Karjalainen, and U.K. Laine, "Splitting the unit delay, tools for fractional delay filter design," IEEE Signal Processing Mag., vol. 13, no. 1, pp. 30-60, Jan. 1996.
-
(1996)
IEEE Signal Processing Mag.
, vol.13
, Issue.1
, pp. 30-60
-
-
Laakso, T.I.1
Välimäki, V.2
Karjalainen, M.3
Laine, U.K.4
-
22
-
-
33747670347
-
Evaluation of several variable FIR fractional-sample delay filters
-
Apr.
-
G.D. Cain, N.P. Murphy, and A. Tarczynski, "Evaluation of several variable FIR fractional-sample delay filters," in IEEE Proc. Int. Conf. Acoust. Speech Signal Processing, vol. 3, Apr. 1994, pp. 621-624.
-
(1994)
IEEE Proc. Int. Conf. Acoust. Speech Signal Processing
, vol.3
, pp. 621-624
-
-
Cain, G.D.1
Murphy, N.P.2
Tarczynski, A.3
-
23
-
-
0026882066
-
Least squared error FIR filter design with transition bands
-
June
-
C.S. Burrus, A.W. Sowieto, and R.A. Gopinath, "Least squared error FIR filter design with transition bands," IEEE Trans. Signal Processing, vol. 40, no. 6, pp. 1327-1340, June 1992.
-
(1992)
IEEE Trans. Signal Processing
, vol.40
, Issue.6
, pp. 1327-1340
-
-
Burrus, C.S.1
Sowieto, A.W.2
Gopinath, R.A.3
-
24
-
-
0004082157
-
-
Boston, MA: Kluwer
-
E.A. Lee and D.G. Messerschmitt, Digital Communication, 2nd ed. Boston, MA: Kluwer, 1994, p. 273.
-
(1994)
Digital Communication, 2nd ed.
, pp. 273
-
-
Lee, E.A.1
Messerschmitt, D.G.2
-
25
-
-
0026141224
-
A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS
-
Apr.
-
Y.M. Lin, B. Kim, and P.R. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, Apr. 1991.
-
(1991)
IEEE J. Solid-State Circuits
, vol.26
, pp. 628-636
-
-
Lin, Y.M.1
Kim, B.2
Gray, P.R.3
-
26
-
-
0024749617
-
A fully differential sample-and-hold circuit for high-speed applications
-
Oct.
-
G. Nicollini, P. Confalonieri, and D. Senderowicz, "A fully differential sample-and-hold circuit for high-speed applications," IEEE J. Solid-State Circuits, vol. 24, no. 10, pp. 1461-1465, Oct. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, Issue.10
, pp. 1461-1465
-
-
Nicollini, G.1
Confalonieri, P.2
Senderowicz, D.3
-
27
-
-
0029304667
-
A 10-b 20-Msample/s low-power CMOS ADC
-
May
-
W.-C. Song, H.-W. Choi, S.-U. Kwak, and B.-S. Song, "A 10-b 20-Msample/s low-power CMOS ADC," IEEE J Solid-State Circuits. vol. 30, no. 5, pp. 514-521, May 1995.
-
(1995)
IEEE J Solid-State Circuits
, vol.30
, Issue.5
, pp. 514-521
-
-
Song, W.-C.1
Choi, H.-W.2
Kwak, S.-U.3
Song, B.-S.4
-
28
-
-
0026901915
-
Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications
-
Aug.
-
S.H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst. II, vol. 39, no. 8, pp. 516-523, Aug. 1992.
-
(1992)
IEEE Trans. Circuits Syst. II
, vol.39
, Issue.8
, pp. 516-523
-
-
Lewis, S.H.1
-
29
-
-
0035473398
-
An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration
-
Oct.
-
J. Ming and S.H. Lewis, "An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration," IEEE J. Solid-State Circuits, vol. 36, pp. 1489-1497, Oct. 2001.
-
(2001)
IEEE J. Solid-State Circuits
, vol.36
, pp. 1489-1497
-
-
Ming, J.1
Lewis, S.H.2
-
30
-
-
0029269932
-
A 10 b, 20 Msample/s, 35 mW pipeline A/D converter
-
Mar.
-
T.B. Cho and P.R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, pp. 166-172
-
-
Cho, T.B.1
Gray, P.R.2
-
31
-
-
0030106088
-
A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2μm CMOS
-
Mar.
-
D.W. Cline and P.R. Gray, "A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2μm CMOS," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 294-303, Mar. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, Issue.3
, pp. 294-303
-
-
Cline, D.W.1
Gray, P.R.2
-
32
-
-
0031102957
-
A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers
-
Mar.
-
K. Nagaraj, H. Fetterman, J. Anidjar, S. Lewis, and R. Renninger, "A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 312-320, Mar. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, Issue.3
, pp. 312-320
-
-
Nagaraj, K.1
Fetterman, H.2
Anidjar, J.3
Lewis, S.4
Renninger, R.5
|