메뉴 건너뛰기




Volumn 37, Issue 12, 2002, Pages 1618-1627

A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration

Author keywords

Adaptive systems; Analog to digital conversion; Calibration; CMOS analog integrated circuits

Indexed keywords

ADAPTIVE SYSTEMS; ALGORITHMS; CMOS INTEGRATED CIRCUITS; CORRELATION METHODS; IMAGE ANALYSIS; SIGNAL TO NOISE RATIO;

EID: 0036912842     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.804327     Document Type: Conference Paper
Times cited : (236)

References (33)
  • 1
    • 0019265826 scopus 로고
    • Time interleaved converter arrays
    • Dec.
    • W.C. Black, Jr. and D.A. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. SC-15, no. 6, pp. 1022-1029, Dec. 1980.
    • (1980) IEEE J. Solid-State Circuits , vol.SC-15 , Issue.6 , pp. 1022-1029
    • Black W.C., Jr.1    Hodges, D.A.2
  • 3
    • 0024018237 scopus 로고
    • Digital spectra of nonuniformly sampled signals: Fundamentals and high-speed waveform digitizers
    • June
    • Y.C. Jenq, "Digital spectra of nonuniformly sampled signals: Fundamentals and high-speed waveform digitizers," IEEE Trans. Instrum. Meas., vol. 37, pp. 245-251, June 1988.
    • (1988) IEEE Trans. Instrum. Meas. , vol.37 , pp. 245-251
    • Jenq, Y.C.1
  • 4
    • 0025383716 scopus 로고
    • Digital spectra of nonuniformly sampled signals: A robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving
    • Feb.
    • Y.C. Jenq, "Digital spectra of nonuniformly sampled signals: A robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving," IEEE Trans. Instrum. Meas., vol. 39, pp. 71-75, Feb. 1990.
    • (1990) IEEE Trans. Instrum. Meas. , vol.39 , pp. 71-75
    • Jenq, Y.C.1
  • 5
    • 0026240449 scopus 로고
    • Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer
    • Oct.
    • A. Petraglia and S.K. Mitra, "Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer," IEEE Trans. Instrum. Meas., vol. 40, pp. 831-835, Oct. 1991.
    • (1991) IEEE Trans. Instrum. Meas. , vol.40 , pp. 831-835
    • Petraglia, A.1    Mitra, S.K.2
  • 6
    • 0027553563 scopus 로고
    • A 10-b 50-MHz pipelined CMOS A/D converter with S/H
    • Mar.
    • M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/D converter with S/H," IEEE J. Solid-State Circuits, vol. 28, pp. 292-300, Mar. 1993.
    • (1993) IEEE J. Solid-State Circuits , vol.28 , pp. 292-300
    • Yotsuyanagi, M.1    Etoh, T.2    Hirata, K.3
  • 7
    • 0027576932 scopus 로고
    • An 8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS
    • Apr.
    • C.S.G. Conroy, D.W. Cline, and P.R. Gray, "An 8-b 85-MS/s parallel pipeline A/D converter in 1-μm CMOS," IEEE J. Solid-State Circuits, vol. 28, pp. 447-454, Apr. 1993.
    • (1993) IEEE J. Solid-State Circuits , vol.28 , pp. 447-454
    • Conroy, C.S.G.1    Cline, D.W.2    Gray, P.R.3
  • 10
    • 0032308947 scopus 로고    scopus 로고
    • An analog background calibration technique for time-interleaved analog-to-digital converters
    • Dec.
    • K.C. Dyer, D. Fu, S.H. Lewis, and P.J. Hurst, "An analog background calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1912-1919, Dec. 1998.
    • (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 1912-1919
    • Dyer, K.C.1    Fu, D.2    Lewis, S.H.3    Hurst, P.J.4
  • 11
    • 0032313025 scopus 로고    scopus 로고
    • A digital background calibration technique for time-interleaved analog-to-digital converters
    • Dec.
    • D. Fu, K.C. Dyer, S.H. Lewis, and P.J. Hurst, "A digital background calibration technique for time-interleaved analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, Dec. 1998.
    • (1998) IEEE J. Solid-State Circuits , vol.33 , pp. 1904-1911
    • Fu, D.1    Dyer, K.C.2    Lewis, S.H.3    Hurst, P.J.4
  • 12
    • 0031641434 scopus 로고    scopus 로고
    • A comparison of monolithic background calibration in two time-interleaved analog-to-digital converters
    • May
    • K.C. Dyer, D. Fu, S.H. Lewis, and P.J. Hurst, "A comparison of monolithic background calibration in two time-interleaved analog-to-digital converters," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, May 1998, pp. 13-16.
    • (1998) Proc. IEEE Int. Symp. Circuits and Systems , vol.1 , pp. 13-16
    • Dyer, K.C.1    Fu, D.2    Lewis, S.H.3    Hurst, P.J.4
  • 13
    • 0034225769 scopus 로고    scopus 로고
    • A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs
    • July
    • H. Jin and E.K.F. Lee, "A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs," IEEE Trans. Circuits Syst. II, vol. 47, no. 7, pp. 603-613, July 2000.
    • (2000) IEEE Trans. Circuits Syst. II , vol.47 , Issue.7 , pp. 603-613
    • Jin, H.1    Lee, E.K.F.2
  • 19
    • 85032751540 scopus 로고    scopus 로고
    • Splitting the unit delay, tools for fractional delay filter design
    • Jan.
    • T.I. Laakso, V. Välimäki, M. Karjalainen, and U.K. Laine, "Splitting the unit delay, tools for fractional delay filter design," IEEE Signal Processing Mag., vol. 13, no. 1, pp. 30-60, Jan. 1996.
    • (1996) IEEE Signal Processing Mag. , vol.13 , Issue.1 , pp. 30-60
    • Laakso, T.I.1    Välimäki, V.2    Karjalainen, M.3    Laine, U.K.4
  • 23
    • 0026882066 scopus 로고
    • Least squared error FIR filter design with transition bands
    • June
    • C.S. Burrus, A.W. Sowieto, and R.A. Gopinath, "Least squared error FIR filter design with transition bands," IEEE Trans. Signal Processing, vol. 40, no. 6, pp. 1327-1340, June 1992.
    • (1992) IEEE Trans. Signal Processing , vol.40 , Issue.6 , pp. 1327-1340
    • Burrus, C.S.1    Sowieto, A.W.2    Gopinath, R.A.3
  • 25
    • 0026141224 scopus 로고
    • A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS
    • Apr.
    • Y.M. Lin, B. Kim, and P.R. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, Apr. 1991.
    • (1991) IEEE J. Solid-State Circuits , vol.26 , pp. 628-636
    • Lin, Y.M.1    Kim, B.2    Gray, P.R.3
  • 26
    • 0024749617 scopus 로고
    • A fully differential sample-and-hold circuit for high-speed applications
    • Oct.
    • G. Nicollini, P. Confalonieri, and D. Senderowicz, "A fully differential sample-and-hold circuit for high-speed applications," IEEE J. Solid-State Circuits, vol. 24, no. 10, pp. 1461-1465, Oct. 1989.
    • (1989) IEEE J. Solid-State Circuits , vol.24 , Issue.10 , pp. 1461-1465
    • Nicollini, G.1    Confalonieri, P.2    Senderowicz, D.3
  • 28
    • 0026901915 scopus 로고
    • Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications
    • Aug.
    • S.H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst. II, vol. 39, no. 8, pp. 516-523, Aug. 1992.
    • (1992) IEEE Trans. Circuits Syst. II , vol.39 , Issue.8 , pp. 516-523
    • Lewis, S.H.1
  • 29
    • 0035473398 scopus 로고    scopus 로고
    • An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration
    • Oct.
    • J. Ming and S.H. Lewis, "An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration," IEEE J. Solid-State Circuits, vol. 36, pp. 1489-1497, Oct. 2001.
    • (2001) IEEE J. Solid-State Circuits , vol.36 , pp. 1489-1497
    • Ming, J.1    Lewis, S.H.2
  • 30
    • 0029269932 scopus 로고
    • A 10 b, 20 Msample/s, 35 mW pipeline A/D converter
    • Mar.
    • T.B. Cho and P.R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
    • (1995) IEEE J. Solid-State Circuits , vol.30 , pp. 166-172
    • Cho, T.B.1    Gray, P.R.2
  • 31
    • 0030106088 scopus 로고    scopus 로고
    • A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2μm CMOS
    • Mar.
    • D.W. Cline and P.R. Gray, "A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2μm CMOS," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 294-303, Mar. 1996.
    • (1996) IEEE J. Solid-State Circuits , vol.31 , Issue.3 , pp. 294-303
    • Cline, D.W.1    Gray, P.R.2
  • 32
    • 0031102957 scopus 로고    scopus 로고
    • A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers
    • Mar.
    • K. Nagaraj, H. Fetterman, J. Anidjar, S. Lewis, and R. Renninger, "A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers," IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 312-320, Mar. 1997.
    • (1997) IEEE J. Solid-State Circuits , vol.32 , Issue.3 , pp. 312-320
    • Nagaraj, K.1    Fetterman, H.2    Anidjar, J.3    Lewis, S.4    Renninger, R.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.