The test features of the quad-core AMD opteron™ Microprocessor

Proceedings - International Test Conference

Volumn , Issue , 2008, Pages

  Wood, Tim ^a   Giles, Grady ^a   Kiszely, Chris ^a   Schuessler, Martin ^a   Toneva, Daniela ^a   Irby, Joel ^a   Mateja, Michael ^a  

^a ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMD OPTERON; DESIGN FOR TEST; OPTERON;

MICROPROCESSOR CHIPS;

EID: 67249101552     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TEST.2008.4700551     Document Type: Conference Paper

References (17)

1. Dorsey, J., Searles, S., Ciraula, M., Johnson, S., Bujanos, N., Wu, D., Braganza, M., Meyers, S., Fang, E., Kumar, R., "An Integrated Quad-Core Opteron Processor", Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International 11-15 Feb. 2007, Page(s):102 - 103.
2. A.J. van de Goor, "Testing Semiconductor Memories, theory & practice."
3. Giles, G., Irby J., Toneva, D., "Built-In Constraint Resolution", Proc. International Test Conference 2005, Paper 29.1.
4. Irby, J., "At-speed Launch and Capture into the Shadow Logic of Embedded Memories", Submitted to ITC 2008.
5. Giles, G., Wingfield, J., Sehgal, A., Wang, J., Balakrishnan, K., "Test Access Mechanism for Multiple Identical Cores", Submitted to ITC 2008.
6. Rajski, J., Tyszer, J., Kassab, M., Mukherjee, N., Thompson, R., Kun-Han Tsai, Hertwig, A., Tamarapalli,N., Mrugalski, G., Eide, G., Jun Qian, "Embedded deterministic test for low cost manufacturing test", Proc. International Test Conference 2002. Proceedings. 7-10 Oct. 2002, pp. 301 - 310.
7. Rajski, J., Kassab, M., Mukherjee, N., Tamarapalli, N., Tyszer, J., Jun Qian, "Embedded deterministic test for low-cost manufacturing ", Design & Test of Computers, IEEE Volume20, Issue 5, Sept.-Oct. 2003 pp. 58 - 66.
8. Rajski, J., Tyszer, J., Kassab, M., Mukherjee, N., "Embedded deterministic test", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,Volume 23, Issue 5, May 2004, pp. 776 - 792.
9. Bardell, P.H., McAnney, W.H., "Self-Testing of Multi- chip Logic Modules," Proc. International Test Conference 1982, pp. 200-204.
10. Wood, T., "Test and debug features of the AMDK7TM Microprocessor", Proc. International Test Conference, 1999, pp. 130-136.
11. Tendolkar, N., Molyneaux, R., Pyron, C., Raina, R., "At-speed testing of delay faults for Motorola's MPC7400, a PowerPCTM microprocessor" , Proc. 18th IEEE VLSI Test Symposium, May 2000, pp. 3-8.
12. Saxena, J., Butler, K. M., Gatt, J., Raghuraman, R., Kumar, S. P., Basu, S., Cambell, D. J., Berech, J., "Scan-based transition fault testing implementation and low cost test challenges", Proc. International Test Conference, Oct. 2002, pp. 1120-1129.
13. Amason, D., Crouch, A. L., Eisele, R. Giles, G., Mateja, M., "ScanA case study of the test development for the 2nd generation ColdFire® microprocessors", Proc. International Test Conference, Nov. 1997, pp. 424-432.
14. Crouch, A. L., Mateja, M., McLaurin, T. L., Potter, J. C., Tran, D., "The testability features of the 3rd generation ColdFire® family of microprocessors", Proc. International Test Conference, Sept. 1999, pp. 913- 922.
15. Huott, W. V. I., Koprowski, T. J., Robbins, B., Kusko, M. P., Pateras, S. V., Hoffman, D. E., McNamara, T. G., Snethen, T. J., "The Advanced Microprocessor Test Strategy Methodology", IBM Journal of Research and Development, Vol.41, No. 4/5, July/Sept. 1997, pp. 611-627.
16. Riley, M., Bushard, L., Chelstrom, N., Kiryu, N., Ferguson, S., "Testatbility Features of the First- Generation CELL Processor", Proc. International Test Conference, 2005, paper 6.1.
17. Sehgal, A., Fitzgerald, J., Rearick, J., "Test cost reduction for the AMD™ Athlon processor using test", Proc. International Test Conference, 2007, paper 1.3.