Voltage emergency prediction: Using signatures to reduce operating margins

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2009, Pages 18-29

  Reddi, Vijay Janapa ^a   Gupta, Meeta S ^a   Holloway, Glenn ^a   Wei, Gu Yeon ^a   Smith, Michael D ^a   Brooks, David ^a  

^a HARVARD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SCIENCE; COMPUTERS;

INDUCTIVE NOISE; NOMINAL VOLTAGE; OPERATING MARGINS; REACTIVE SCHEMES; RELIABLE OPERATION; SUPERSCALAR MICRO-PROCESSORS; SUPPLY VOLTAGES; VOLTAGE EMERGENCIES;

COMPUTER ARCHITECTURE;

EID: 64949143837     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2009.4798233     Document Type: Conference Paper

References (30)

1. H. Ando and et al. A 1.3 GHz Fifth-Generation SPARC64 Microprocessor. In In Proceedings of Design Automation Conference, 2003.
2. K. Aygun, M. J. Hill, K. Eilert, R. Radhakrishnan, and A. Levin. Power Delivery for High-Performance Microprocessors. Intel Technology Journal, 9, 2005.
3. K. A. Bowman, J. W. Tschanz, N. S. Kim, J. Lee, C. B. Wilkerson, S.-L. Lu, T. Karnik, and V. De. Energy-efficient and metastabilityimmune timing-error detection and instruction replay-based recovery circuits for dynamic variation tolerance. In ISSCC 2008, 2008.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a Framework for Architectural-level Power Analysis and Optimizations. In 27th Annual International Symposium on Computer Architecture, 2000.
5. K. Constantinides, O. Mutlu, T. Austin, and V. Bertacco. Softwarebased online detection of hardware defects: Mechanisms, architectural support, and evaluation. In MICRO 2007, 2007.
6. E. Grochowski, D. Ayers, and V. Tiwari. Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation. In Int'l Symposium on High-Performance Computer Architecture, 2002.
7. M. S. Gupta, J. L. Oatley, R. Joseph, G.-Y. Wei, and D. M. Brooks. Understanding voltage variations in chip multiprocessors using a distributed power-delivery network. In DATE, 2007.
8. M. S. Gupta, K. Rangan, M. D. Smith, G.-Y. Wei, and D. M. Brooks. Towards a Software Approach to Mitigate Voltage Emergencies. In ISLPED '07, 2007.
9. M. S. Gupta, K. Rangan, M. D. Smith, G.-Y. Wei, and D. M. Brooks. DeCoR: A Delayed Commit and Rollback Mechanism for Handling Inductive Noise in Processors. In HPCA '08, 2008.
10. M. S. Gupta, V. J. Reddi, M. D. Smith, G.-Y. Wei, and D. M. Brooks. An event-guided approach to handling inductive noise in processors. In DATE, 2009.
11. Intel. Intel Pentium 4 Processor in the 423 Pin/Package /Intel 850 Chipset Platform, 2002.
12. N. James, P. Restle, J. Friedrich, B. Huott, and B. McCredie. Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor. In ISSCC 2007, 2007.
13. R. Joseph, D. Brooks, and M. Martonosi. Control Techniques to Eliminate Voltage Emergencies in High Performance Processors. In Int'l Symposium on High-Performance Computer Architecture, 2003.
14. W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks. System level analysis of fast, per-core dvfs using on-chip switching regulators. In HPCA, 2007.
15. N. Kirman, M. Kirman, M. Chaudhuri, and J. Martinez. Checkpointed Early Load Retirement. In HPCA '05: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, 2005.
16. J. F. Mart́inez, J. Renau, M. C. Huang, M. Prvulovic, and J. Torrellas. Cherry: Checkpointed Early Resource Recycling in Out-of-order Microprocessors. In International Symposium on Microarchitecture (MICRO), 2002.
17. F. Mohamood, M. Healy, S. Lim, and H.-H. S. Lee. A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design. In MICRO, 2006.
18. S. Narayanasamy, B. Carneal, and B. Calder. Patching processor design errors. In ICCD, 2006.
19. S. Narayanasamy, G. Pokam, and B. Calder. BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging. In ISCA '05: Proceedings of the 32nd Annual International Symposium on Computer Architecture, 2005.
20. M. D. Pant, P. Pant, D. S. Wills, and V. Tiwari. An architectural solution for the inductive noise problem due to clock-gating. In ISLPED, 1999.
21. E. Perelman, G. Hamerly, M. V. Biesbrouck, T. Sherwood, and B. Calder. Using simpoint for accurate and efficient simulation. In SIGMETRICS '03, New York, NY, USA, 2003. ACM.
22. M. Powell and T. N. Vijaykumar. Exploiting Resonant Behavior to Reduce Inductive Noise. In ISCA, 2004.
23. M. D. Powell and T. N. Vijaykumar. Pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise. In Int'l Symposium on Low Power Electronics and Design, 2003.
24. S. Sarangi, S. Narayanasamy, B. Carneal, A. Tiwari, B. Calder, and J. Torrellas. Patching processor design errors with programmable hardware. IEEE Micro, 2007.
25. S. Shyam, K. Constantinides, S. Phadke, V. Bertacco, and T. Austin. Ultra Low-Cost Defect Protection for Microprocessor Pipelines. ASPLOS-XII, 2006.
26. T. J. Slegel, R. M. A. III, M. A. Check, B. C. Giamei, B. W. Krumm, C. A. Krygowski, W. H. Li, J. S. Liptay, J. D. MacDougall, T. J. McPherson, J. A. Navarro, E. M. Schwarz, K. Shum, and C. F. Webb. Ibm's s/390 g5 microprocessor design. IEEE Micro, 19, 1999.
27. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A.Wood. Fast Checkpoint/ Recovery to Support Kilo-instruction Speculation and Hardware Fault Tolerance. Computing science technical report, University of Wisconsin-Madison, 2000.
28. I. Wagner, V. Bertacco, and T. Austin. Shielding against design flaws with field repairable control logic. In IEEE/ACM DAC, 2006.
29. N. J. Wang and S. J. Patel. ReStore: Symptom-Based Soft Error Detection in Microprocessors. IEEE Trans. Dependable Secur. Comput., 3(3), 2006.
30. W. Zhao and Y. Cao. Predictive technology model for sub-45nm early design exploration. ACM JETC.