Towards a software approach to mitigate voltage emergencies

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2007, Pages 123-128

  Gupta, Meeta Sharma ^a   Rangan, Krishna K ^a   Smith, Michael D ^a   Wei, Gu Yeon ^a   Brooks, David ^a  

^a HARVARD UNIVERSITY   (United States)

Author keywords

Di dt; Dynamic optimization framework; Hardware software codesign; Voltage emergencies

Indexed keywords

DYNAMIC OPTIMIZATION FRAMEWORK; HARDWARE-SOFTWARE CODESIGN; VOLTAGE EMERGENCIES;

BENCHMARKING; COMPUTER HARDWARE; ELECTRIC POTENTIAL; SYSTEMS ANALYSIS;

PROGRAM PROCESSORS;

EID: 36949010951     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1283780.1283808     Document Type: Conference Paper

References (11)

1. Semiconductor Industry Association, "International Technology Roadmap for Semiconductors," 2005.
2. E. Grochowski, D. Ayers, and V. Tiwari, "Microarchitectural Simulation and Control of di/dt-induced Power Supply Voltage Variation," in Int'l Symposium on High-Performance Computer Architecture, 2002.
3. R. Joseph, D. Brooks, and M. Martonosi, "Control Techniques to Eliminate Voltage Emergencies in High Performance Processors," in Int'l Symposium on High-Performance Computer Architecture, 2003.
4. M. D. Powell and T. N. Vijaykumar, "Pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise," in Int'l Symposium on Low Power Electronics and Design, 2003.
5. K. Hazelwood and D. Brooks, "Eliminating Voltage Emergencies via Microarchitectural Voltage Control Feedback and Dynamic Optimization," in International Symposium on Low-Power Electronics and Design, August 2004.
6. M. Powell and T. N. Vijaykumar, "Exploiting Resonant Behavior to Reduce Inductive Noise," in Int'l Symp. on Computer Architecture, Jun 2004.
7. M. Toburen, "Power Analysis and Instruction Scheduling for Reduced di/dt in the Execution Core of High-Performance Microprocessors," Master's thesis, NC State University, USA, 1999.
8. H.-S. Yun and J. Kim, "Power-aware Modulo Scheduling for High-Performance VLIW Processors," in ISLPED '01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design, 2001, pp. 40-45.
9. W. El-Essawy and D. Albonesi, "Mitigating Inductive Noise in SMT Processors," in International Symposium on Low Power Electronics and Design, August 2004.
10. K. Aygun, M. J. Hill, K. Eilert, R. Radhakrishnan, and A. Levin, "Power Delivery for High-Performance Microprocessors," Intel Technology Journal, vol. 9, no. 4, Nov. 2005.
11. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: a Framework for Architectural-level Power Analysis and Optimizations," in 27th Annual International Symposium on Computer Architecture, 2000.