Patching processor design errors

IEEE International Conference on Computer Design, ICCD 2006

Volumn , Issue , 2006, Pages 491-498

  Narayanasamy, Satish ^a   Carneal, Bruce ^a   Calder, Brad ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER DESIGNS; DESIGN ERRORS; DESIGN PHASE; INTERNATIONAL CONFERENCES; PROCESSOR DESIGNS; VALIDATION PROCESSES;

ERRORS; FREIGHT TRANSPORTATION; PROCESS ENGINEERING;

ERROR ANALYSIS;

EID: 34249816452     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2006.4380861     Document Type: Conference Paper

References (14)

1. P. Rashinkara, P. Paterson, and L. Singh, System-on-a-Chip Verification - Methodology and Techniques. Kluwer Academic Publishers, 2001.
2. AMD opteron woes. DailyTech. [Online], Available: http://www.dailytech. com/article.aspx?news.id=2039&ref=y
3. A. Wolfe. (1997, May) For Intel, it's a case of FPU all over again. EE Times.
4. Intel Pentium 4 Processor on 90nm Process, specification update, Intel Corporation Std. Order No. 302352-024, Dec 2005.
5. Revision Guide for AMD Athlon 64 and AMD Opteron Processors, Advanced Micro Devices Std. Publication 25 759, Rev. 3.57, Aug 2005.
6. M. Magee. (2002, Aug) Intel's hidden Xeon, Pentium 4 bugs. The Inquirer. [Online]. Available: http://www.theinquirer.net/default.aspx?article=5184
7. L. C. Heller and M. S. Farrell, "Millicode in an IBM zSeries processor," IBM Journal of Research and Development, May 2004.
8. T. M. Austin, "DIVA: A reliable substrate for deep submicron microarchitecture design," in Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture. Washington, DC, USA: IEEE Computer Society, 1999, pp. 196-207.
9. M. L. Corliss, E. C. Lewis, and A. Roth, "DISE: A programmable macro engine for customizing applications," in Proceedings of the 30th Annual International Symposium on Computer Architecture. New York, NY, USA: ACM Press, 2003, pp. 362-373.
10. AMD64 Virutalization Codenamed "Pacifica" Technology, Secure Virtual Machine Architecture Reference Manual, Advanced Micro Devices Std. 33 047, Rev. 3.0.1, May 2005.
11. (2005, Dec) Intel virilization technology. Intel Corporation. [Online]. Available: http://www.intel.com/technology/com.puting/vptech/
12. A. Klaiber, "The technology behind the crasoe processors," White paper, Transmeta Corporation, Jan 2000.
13. A. Avizienis and Y. He, "Microprocessor entomology: A taxonomy of design faults in CCTS microprocessors," in Proceedings of the Conference on Dependable Computing for Critical Applications (DCCA). Washington, DC, USA: IEEE Computer Society, 1999, p. 3.
14. D. J. Sorin, M. M. K. Martin, M. D. Hill, and D. A. Wood, "SafetyNet: Improving the availability of shared-memory multiprocessors with global checkpoint/recovery," in Pmceedings of the 29th Annual International Symposium on Computer Architecture. IEEE Computer Society, 2002, pp. 123-134.