Emerging crossbar-based hybrid nanoarchitectures for future computing systems

2008 2nd International Conference on Signals, Circuits and Systems, SCS 2008

Volumn , Issue , 2008, Pages

  Zaidi Haron, Nor ^a   Hamdioui, Said ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTING SYSTEMS; CROSSBAR ARRAYS; HIGH DENSITIES; LOW-POWER CONSUMPTION; MANUFACTURING COSTS; NANO DEVICES; NANO-ARCHITECTURES; THREE-DIMENSIONAL STRUCTURES; TWO-DIMENSIONAL STRUCTURES;

HYBRID SYSTEMS;

EID: 62949194494     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSCS.2008.4746939     Document Type: Conference Paper

References (29)

1. G. E. Moore, "Cramming More Components Onto Integrated Circuits", Proceedings of the IEEE, vol. 86, pp. 82-85, 1998.
2. International Technology Roadmap for Semiconductor 2007 Edition. Available: http://www.itrs.net.
3. S. Hillenius, "The Future of Silicon Microelectronics", Proceedings IEEE Workshop on Microelectronics and Electron Devices, p. 34, 2004.
4. S. Tyagi, "Moore's Law: A CMOS Scaling Perspective", Proc. of 14th Intl. Symposium on the Physical and Failure Analysis of Integrated Circuits, 2007 (IPFA 2007), pp. 10-15, 2007.
5. H. Iwai, "CMOS Scaling for sub-90 nm to sub-10 nm", Proceedings of the 17th International Conference on VLSI Design (VLSID04), pp. 30-35, 2004.
6. R. F. Pease et al., "Lithography and Other Patterning Techniques for Future Electronics", Proceedings of the IEEE, vol. 96, issue 2, pp. 248- 270, 2008.
7. V. V. Zhirnov et al., "Emerging research logic devices", Proceedings of the IEEE Circuits and Devices Magazine, vol. 21, issues 3, pp. 37-46, 2005.
8. P. A. Gargini, "Silicon nanoelectronics and beyond", Journal of Nanoparticle Research, vol. 6, pp. 11-26, 2004.
9. N. Z. Haron et al., "Emerging Phenomena-dependent Non-CMOS Nanoelectronic Devices - What Are They?", accepted in IEEE International Conference on Nano/Micro Engineered and Molecular Systems 2009.
10. S. C. Goldstein et al., "Nanofabrics: Spatial Computing Using Molecular Electronics", Proceedings of the 28th Annual International Symposium on Computer Architecture (ISCA'01), pp. 178-191, 2001.
11. A. DeHon, "Array-Based architecture for FET-Based Nanoscale Electronics", IEEE Transactions on Nanotechnology, vol. 2, no. 1, 2003.
12. T. Wang et al., "Opportunities and challenges in application-tuned circuits and architecture based on nanodevices", First ACM Conference on Computer Frontier, pp. 503-511, 2004.
13. D. B. Strukov et al., "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices", Nanotechnology, vol 16, pp. 888-900, 2005.
14. G. S. Sinder and R. S. Williams, "Nano/CMOS architecture using a field-programmable nanowire interconnect", Nanotechnology, vol. 18, pp. 1-11, 2007.
15. G. S. Snider et al., "Nanoelectronic architecture", Applied Physics, vol. A 80, pp. 1183-1195, 2005.
16. M. R. Stan et al., "Molecular Electronics: From Devices and Interconnect to Circuits and Architecture", Proceedings of the IEEE, vol 91, issue 11, pp. 1940-1957, 2003.
17. C. P. Collier et al., "Electronically Configurable Molecular-Based Logic Gates", Science, vol. 285, pp. 391-394, 1999.
18. X. Duan et al., "Nonvolatile memory and programmable logic from molecule-gated nanowires", Nano Letters, vol. 2, no. 5, pp. 487-490, 2002.
19. W. J. Gallagher et al., "Magnetic memory array using magnetic tunnel junction devices in the memory cells", US Patent 5 640 343 (IBM), 1997.
20. K. K. Likharev and D. B. Strukov, "Prospects for the Development of Digital Circuits", Proceedings of IEEE International Symposium on Nanoscale Architectures, 2007. NANOSARCH 2007, pp. 109-116, October 2007.
21. J. G. Brown and R. D. Shawn, Emerging Nanotechnologies Test, Defect Tolerance, and Reliability; Chapter 4: A Built-In Self-Test and Diagnosis Strategy for Chemically-Assembled Electronic Technology. Springer, 2008.
22. M. Tehranipoor and R. Rad, Emerging Nanotechnologies Test, Defect Tolerance, and Reliability; Chapter 3: Test and Defect Tolerance for Reconfigurable nanoscale Devices. Springer, 2008.
23. A. DeHon, "Design of programmable interconnect for sublithography nanoscale interface", Proceedings of International Symposium on Field- Programmable Gate arrays, pp. 127-137, February 2005.
24. T. Wang et al., "Wire-streaming Processor on 2-D nanowire fabrics", Nano Science and Technology Institutes 2005, May 2005.
25. T.Wang et al., "Combining 2-level logic families in grid-based nanoscale fabrics', IEEE International Symposium on Nanoscale Architectures 2007, pp. 101-108, October 2007.
26. K. K. Likharev et al., "Afterlife for Silicon: CMOL Circuit architectures", Proceedings of 2005 5th IEEE Conference on Nanotechnology, vol. 1, 175-178, 2005.
27. OT̈urel et al., "Neuromorphic architectures for nanoelectronic circuit", International Journal of Circuit Theory and Applications, vol. 32, no. 5, pp. 277-301, September-October 2004.
28. J. H. Lee and K. K. Likharev, Computational Intelligence and Bioinspired Systems; Chapter 45: CrossNets as Pattern Classifiers. Springer, June 2005.
29. D. Tu et al., "Three-dimensional CMOL: 3D integration of CMOS/nanomaterial hybrid digital circuits", Mirco and Nano Letters, vol. 2, pp. 40-45, June 2007.