Dynamically Reconfigurable Split Cache Architecture

Proceedings - 2008 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2008

Volumn , Issue , 2008, Pages 163-168

  Coutinho, Luiza M N ^a   Mendes, Jose L D ^a   Martins, Carlos A P S ^a  

^a PONTIFICAL CATHOLIC UNIVERSITY OF MINAS GERAIS   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL PERFORMANCE; RE-CONFIGURABLE; RE-CONFIGURABLE ARCHITECTURES; REAL TRACES; SPLIT CACHES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 62349092958     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ReConFig.2008.46     Document Type: Conference Paper

References (25)

1. E. P. DeBenedictis, "Will moore's law be sufficient?", In Proc. of 2004 IEEE/ACM Conference on Supercomputing, IEEE Computer Society, ACM SIGARCH Publisher, Nov. 2004, pp. 57-68.
2. J. Gea-Banacloche and L. B. Kish, "Future directions in electronic computing and information processing", Proc. of the IEEE, IEEE Computer Society, Oct. 2005, 93(10), pp. 1858-1863.
3. T. Agerwala and S. Chatterjee, "Computer architecture: Challenger and opportunities for the next decade", IEEE Micro, IEEE Computer Society, Mai. 2005, 25(3): pp. 58-69.
4. S. Y. Borkar et al, "Platform 2015: Intel processor and platform evolution for the next decade", White paper, Intel Corporation, 2005.
5. P. Dubey, "A platform 2015 workload model recognition, mining and synthesis moves computers to the era of tera", White paper, Intel Corporation, 2005.
6. M. J. Irwin and J. P. Shen, "Revitalizing Computer Architecture Research", CRA Conference on Grand Research Challenges, Computing Research Association (CRA), Dec. 2005.
7. P. Bose, "Workload characterization: A key aspect of microarchitecture design", IEEE Micro, IEEE Computer Society, Mar. 2006, 26(2): pp. 5-6.
8. K. Bondalapati and V. K. Prasanna, "Reconfigurable computing systems". Proceedings of the IEEE, IEEE Computer Society, Jul. 2002, 90(7): pp. 1201-1217.
9. R. Hartenstein, "A decade of reconfigurable computing: a visionary retrospective", In. Proc. of Conference on Design, Automation and Test in Europe. Mar. 2001, pp. 642-649.
10. P. Bishop and C. A. Sullivan, "Reconfigurable future", In Proc. of IEEE International Conference on Field-Programmable Technology, IEEE Computer Society, 2003, pp. 2-7.
11. K. Bondalapati and V. K. Prasanna, "Reconfigurable computing: Architectures, models and algorithms" Current Science, Apr. 2000, 78(7): pp. 828-837.
12. A. J. Smith, "Cache Memories", ACM Computing Surveys, ACM SIGARCH Publisher, 1982, 14(3): pp. 473-530.
13. J. L. Hennessy and D. A. Patterson, Computer Organization and Design: The Hardware/Software Interface, Morgan Kaufman, 3th Edition, 2004.
14. J. L. Hennessy, D. A. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufman, 4th Edition, 2006.
15. Z. Xu, S. Sohoni, R. Min and Y. Hu, "An Analysis of Cache Performance of Multimedia Applications", IEEE Transaction on Computers, IEEE Computer Society, Jan. 2004, 53(1): pp. 20-38.
16. SPEC - Standard Performance Evaluation Corporation Website: http://www.spec.org/
17. L. M. N. Coutinho, J. L. D. Mendes and C. A. P. S. Martins, "MSCSim - Multilevel and Split Cache Simulator", In Proc. of 36th Frontiers in Education Conference, 2006, T1F: pp. 7-12.
18. J. L. D. Mendes, L. M. N. Coutinho and C. A. P. S. Martins, "Web memory hierarchy learning and research environment", In: Proc. of Workshop On Computer Architecture Education, 33th Internacional Symposium On Computer Architecture, 2006, pp. 25-32.
19. Brigham Young University Trace Distribution. Website: http://traces.byu.edu/
20. Intel Corporation. Website: http://www.intel.com/design/Pentium4/ documentation.htm.
21. D. Chiou, S. Devadas, L. Roudolph and B. S. Ang, "Dynamic Cache Partitioning via Columnization", In. Proc. of Design Automation Conference, Jun. 2000.
22. P. Ranganathan, S. Adve and P. N. Jouppi, "Reconfigurable Caches and Their Application to Media Processing", In Proc. of the 27th International Symposium on Computer Architecture ISCA'OO, Jun. 2000, pp. 214-224.
23. D. H. Albonesi, "Selective Cache Ways: On Demand Cache Resource Allocation", Journal of Instruction-Level Parallelism, Special Issue on the Best Papers from the 32nd International Symposium on Microarchitecture, May. 2000.
24. M. B. Carvalho, L. F. W. Goes and C.A.P.S. Martins, "Dynamically reconfigurable cache architecture using adaptive block allocation policy", In Proc. of Parallel and Distributed Processing Symposium, Apr. 2006, pp. 25-29.
25. J. H. Lee and et al., "An intelligent cache system with hardware prefetching for high performance", IEEE Transactions on Computers, IEEE Computer Society, 2003, 52(5): pp. 607-616.