MSCSim - Multilevel and split cache simulator

Proceedings - Frontiers in Education Conference, FIE

Volumn , Issue , 2006, Pages 7-12

  Coutinho, Luíza Maria Novais ^a   Mendes, José Leandro Dias ^a   Martins, Carlos Augusto Paiva Da Silva ^a  

^a PONTIFICAL CATHOLIC UNIVERSITY OF MINAS GERAIS   (Brazil)

Author keywords

Cache memory simulation tool; Cache memory systems; Computer architecture education; Learning tool; Memory hierarchy; Multiple levels of cache; Split cache; Virtual memory

Indexed keywords

MEMORY ARCHITECTURE; SIMULATORS; STUDENTS;

COMPUTER ARCHITECTURE EDUCATION; LEARNING TOOL; MEMORY HIERARCHY; MEMORY SYSTEMS; MULTIPLE LEVELS; SPLIT CACHE; VIRTUAL MEMORY;

CACHE MEMORY;

EID: 48749126760     PISSN: 15394565     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FIE.2006.322536     Document Type: Conference Paper

References (20)

1. Martins, C. A. P. S.; Corrêa, J. B. T.; Góes, L. F. W.; Ramos, L. E. S.; Medeiros, T. H. "A New Learning Method of Microprocessor Architecture", 32nd ASEE/IEEE Frontiers in Education Conference 2002 - FIE 2002, Boston, 2002, pp. S1F16-S1F21.
2. Yurcik, W.; Wolffe, G. S.; Holliday, Mark A.; Osborne, Hugh. "Teaching Computer Organization/Architecture With Limited", ACM SIGCSE Bulletin, Vol 34, No. 1, 2002, pp.176-180.
3. Djordjevic, J.; Milenkovic, A.; Grbanovic. N.; "An Integrated Environment for Teaching Computer Architecture" IEEE Micro, Vol. 20, No. 3, 2000, pp. 66-74.
4. Coutinho, L. M. N.; Mendes, J. L. D.; Martins, C. A. P. S. "MSCSim - Multilevel and Split Cache Simulator", VI Workshop em Sistemas Computacionais de Alto Desempenho, 2005, pp. 193-196, (in portuguese).
5. MSCSim Home Page, http://www.mscsim.com.
6. Hill, M. D., Dinero III, http://heather.cs.ucdavis.edu/~matloff/Dinero/ Man.html.
7. Hill, M. D., Dinero IV, http://www.cs.wisc.edu/~markhill/DineroIV/.
8. Tran, N.; Menasce, D. A.; VirtualMemory, Home Page http://cs.gmu.edu/cne/ workbenches/vmsim/vm.html.
9. Cache Simulator Version 1.9, 2003, Home Page http://www.ece.gatech.edu/ research/labs/reveng/cachesim/index.html.
10. Shivakumar, P.; Jouppi, N. J.; Cacti 3.0, "An Integrated Cache Timing, Power, and Area Model". Technical Report, Compaq Computer Corporation, 2001.
11. Schintke, F.; Simon, J.; Reinefeld, A.; LDA-Simulator, 2001, Home Page http://www.zib.de/schintke/ldasim/index.en.html.
12. Prima Cache Simulator, Home Page www.dsi.unimo.it/staff/st36/imagelab/ prima.html.
13. Cordeiro, E. S.; Stefani, I. G. A.; Soares, T.; Martins, C. A. P. S. "DCMSim: Didactic Cache Memory Simulator", Frontiers in Education Conference - FIE 2003, 2003, pp. F1C14-F1C19.
14. Djordjevic, J.; Nikolic, B.; Mitrovic, M. "A Memory System for Education", The Computer Journal, Vol. 48, No. 6, 2005, pp. 630-641;
15. Yurcik, W.; Wolffe, G. S.; Holliday, M. A; "A Survey of Simulators Used in Computer Organization/Architecture Courses", Summer Computer Simulation Conference (SCSC), Society for Computer Simulation (SCS), 2001.
16. Smith, A. J.; "Cache memories", ACM Computing Surveys, Vol. 14, No. 3, 1982, pp. 473-530.
17. Denning, P. J.; "Virtual Memory", ACM Computing Surveys, Vol 2, No. 3, 1970, pp.153-189.
18. Denning, P. J.; "Virtual Memory", ACM Computing Surveys, Vol 28, No. 1, 1996, pp.213-216.
19. Hennessy, J. L.; Patterson, D. A. "Computer Organization and Design: The Hardware/Software Interface", third edition, Morgan Kaufman, 2004.
20. Hennessy, J. L.; Patterson, D. A. "Computer Architecture: A Quantitative Approach", third edition, Morgan Kaufman, 2002.