Computer architecture: Challenges and opportunities for the next decade

IEEE Micro

Volumn 25, Issue 3, 2005, Pages 58-69

  Agerwala, Tilak ^a   Chatterjee, Siddhartha ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; CMOS INTEGRATED CIRCUITS; COMPUTER SYSTEMS; MICROPROCESSOR CHIPS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; SYSTEMS ENGINEERING;

POWER AWARE ARCHITECTURE; POWER PROBLEM; PRICE-PERFORMANCE; SYSTEM PERFORMANCE; SYSTEM-LEVEL POWER MANAGEMENT; WORKLOADS;

COMPUTER ARCHITECTURE;

EID: 22944441274     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2005.45     Document Type: Article

References (24)

1. A. Jameson, L. Martinelli, and J.C. Vassberg, "Using Computational Fluid Dynamics for Aerodynamics: A Critical Assessment," Proc. 23rd Int'l Congress Aeronautical Sciences (ICAS 02), Int'l Council of Aeronautical Sciences, 2002.
2. E. Duesterwald, C. Cascaval, and S. Dwarkadas, "Characterizing and Predicting Program Behavior and Its Variability," Proc. 12th Int'l Conf. Parallel Architectures and Compilation Techniques (PACT 03), IEEE Press, 2003, pp. 220-231.
3. R.H. Dennard et al., "Design of Ion-implanted MOSFETs with Very Small Physical Dimensions," IEEE J. Solid-State Circuits, vol. 9, no. 5, Oct. 1974, pp. 256-268.
4. International Technology Roadmap for Semiconductors, 2003 ed., http://public.itrs.net/Files/20031TRS/Home2003.htm.
5. V. Srinivasan et al., "Optimizing Pipelines for Power and Performance," Proc. 35th ACM/IEEE Int'l Symp. Microarchitecture (MICRO-35), IEEE CS Press, 2002, pp. 333-344.
6. V. Zyuban et al., "Integrated Analysis of Power and Performance for Pipelined Microprocessors," IEEE Trans. Computers, vol. 53, no. 8, Aug. 2004, pp. 1004-1016.
7. P. Bose, "Architectures for Low Power," Computer Engineering Handbook, V. Oklobdzija, ed., CRC Press, 2001.
8. D. Brooks and M. Martonosi, "Value-Based Clock Gating and Operation Packing: Dynamic Strategies for Improving Processor Power and Performance," ACM Trans. Computer Systems, vol. 18, no. 2, May 2000, pp. 89-126.
9. A. Buyuktosunoglu et al., "Power Efficient Issue Queue Design," Power-Aware Computing, R. Melhem and R. Graybill, eds., Kluwer Academic, 2001.
10. D.M. Brooks et al., "Power-Aware Microarchitectures: Design and Challenges for Next-Generation Microprocessors," IEEE Micro, vol. 20, no. 6, Nov.-Dec. 2000, pp. 26-44.
11. K. Skadron et al., "Temperature-Aware Computer Systems: Opportunities and Challenges," IEEE Micro, vol. 23, no. 6, Nov.-Dec. 2003, pp. 52-61.
12. Z. Hu et al., "Microarchitectural Techniques for Power Gating of Execution Units," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED 04), IEEE Press, 2004, pp. 32-37.
13. Z. Hu, S. Kaxiras, and M. Martonosi, "Let Caches Decay: Reducing Leakage Energy via Exploitation of Cache Generational Behavior," ACM Trans. Computer Systems, vol. 20, no. 2, May 2002, pp. 161-190.
14. J. Tendler et al., "Power4 System Micro-architecture," IBM J. Research & Development, vol. 46, no. 1, Jan. 2002, pp. 5-26.
15. R. Kalla, B. Sinharoy, and J. Tendler, "IBM Power5 Chip: A Dual-Core Multithreaded Processor," IEEE Micro, vol. 24, no. 2, Mar.-Apr. 2004, pp. 40-47.
16. W.W. Carlson et al., Introduction to UPC and Language Specification, tech. report CCS-TR-99-157, Lawrence Livermore Nat'l Lab., 1999.
17. Y. Dotsenko, C. Coarfa, and J. Mellor-Crummey, "A Multi-Platform Co-Array Fortran Compiler," Proc. 13th Int'l Conf. Parallel Architectures and Compilation Techniques (PACT 04), IEEE CS Press, 2004, pp. 29-40.
18. A.E. Eichenberger, P. Wu, and K. O'Brien, "Vectorization for SIMD Architectures with Alignment Constraints," Proc. ACM SIGPLAN Conf. Programming Language Design and Implementation (PLDI 04), ACM Press, 2004, pp. 82-93.
19. R.C. Whaley, A. Petitet, and J.J. Dongarra, "Automated Empirical Optimization of Software and the ATLAS Project," Parallel Computing, vol. 27, no. 1-2, Jan. 2001, pp. 3-35.
20. K. Yotov et al., "A Comparison of Empirical and Model-Driven Optimization," Proc. ACM SIGPLAN Conf. Programming Language Design and Implementation (PLD103), ACM Press, 2003, pp. 63-76.
21. R. Allen and K. Kennedy, Optimizing Compilers for Modern Architectures, Morgan Kaufmann, 2002.
22. X. Fang, J. Lee, and S.P. Midkiff, "Automatic Fence Insertion for Shared Memory Multiprocessing," Proc. 17th Ann. Int'l Conf. Supercomputing (ICS 03), ACM Press, 2003, pp. 285-294.
23. W. Blume et al., "Parallel Programming with Polaris," Computer, vol. 29, no. 12, Dec. 1996, pp. 78-82.
24. G. Almasi et al., "Unlocking the Performance of the BlueGene/L Supercomputer," Proc. Supercomputing 2004, IEEE Press, 2004.