Dynamically reconfigurable cache architecture using adaptive block allocation policy

20th International Parallel and Distributed Processing Symposium, IPDPS 2006

Volumn 2006, Issue , 2006, Pages

  Carvalho, Milene B ^a   Góes, Luís F W ^a   Martins, Carlos A P S ^a  

^a PONTIFICAL CATHOLIC UNIVERSITY OF MINAS GERAIS   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTATIONAL METHODS; COMPUTER SIMULATION; SOFTWARE ENGINEERING;

ADAPTIVE BLOCK ALLOCATION POLICY; DYNAMICALLY RECONFIGURABLE CACHE ARCHITECTURE; SET ASSOCIATIVE CONFIGURATIONS; WORKLOAD;

COMPUTER ARCHITECTURE;

EID: 33847103257     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2006.1639487     Document Type: Conference Paper

References (15)

1. D. H, Albonesi. Et al. Dynamically tuning processor resources with adaptive processing. IEEE Computer, 12(36):49-58, 2003.
2. B. Batson, T. N. Vijaykumar. Reactive-associative caches, Proceedings of IEEE International Conference on Parallel Architectures and Compilation Techniques, pp. 49-60, 2001.
3. th WSCAD, pp. 50-57, 2004. (in Portuguese)
4. K. Compton, S. Hauck. Reconfigurable Computing: A Survey of Systems and Software, ACM Computing Survey, 34(2):171-210, 2002.
5. J. L. Hennessy, D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufman, 3th Edition, 2003.
6. J.L. Henning. SPEC CPU2000: Measuring CPU Performance in the New Millennium, IEEE Computer, 7(33): 28-35,2000.
7. th HICSS,7(6-9): 774-775, 1998.
8. C. Martins, E. Ordonez, J. Corrêa and M. Carvalho. Reconfigurable Computing: concepts, tendencies and application. In: XXII JAI, SBC2003, Vol. 2, pp. 339 - 388 2003. (In Portuguese)
9. M. D. Powell, A. Agarwall, T. N. Vijaykumar, B. Falsafi and K. Roy. Reducing set-associative cache energy via wayprediction and selective direct-mapping, Proceedings of 34th ACM/IEEE International Symposium on Microarchitecture, pp. 54-65, 2001.
10. A. J. Smith. Cache Memories, ACM Computing Surveys, 14(3):473-530, 1982.
11. W. Tang, A. Veidenbaum, A. Nicolau and R. Gupta. Cache With Adaptive Fetch Size, Technical Report ICS-00-16 of University of California, Irvine, April 2000.
12. R. A. Uhlig, T. N. Mudge. Trace-driven memory simulation: a survey, ACM Computing Surveys, 29(2):128-170, June 1997.
13. A. Veidenbaum, W. Tang, R. Gupta, A. Nicolau, X. Ji. Adapting Cache Line Size to Application Behavior, Proceedings of the 13th ACM ICS, pp. 145-154, 1999.
14. Brigham Young University Trace Distribution Website: http://traces.byu. edu/
15. SPEC - Standard Performance Evaluation Corporation Website: http://www.spec.org/