Web memory hierarchy learning and research environment

Proceedings of the 2006 Workshop on Computer Architecture Education; held in conjunction with the 33rd International Symposium on Computer Architecture

Volumn , Issue , 2006, Pages

  Mendes, José Leandro D ^a   Coutinho, Luiza M N ^a   Martins, Carlos A P S ^a  

^a PONTIFICAL CATHOLIC UNIVERSITY OF MINAS GERAIS   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; CURRICULA; LEARNING SYSTEMS; STUDENTS; USER INTERFACES;

GRADUATE COURSES; MEMORY HIERARCHY; RESEARCH ENVIRONMENT; UNDERGRADUATE RESEARCH;

WEB SERVICES;

EID: 36448934444     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1275620.1275629     Document Type: Conference Paper

References (21)

1. Coutinho, L. M. N.; Mendes, J. L. D.; Martins, C. A. P. S. "MSCSim - Multilevel and Split Cache Simulator", VI Workshop em Sistemas Computacionais de Alto Desempenho (WSCAD), pp. 193-196, 2005 (in portuguese).
2. J. L. D. Mendes, L. M. N. Coutinho, C. A. P. S. Martins, Web-MHE - Web Memory Hierarchy Learning and Research Environment, 2006, home page http://web-mhe.mscsim.com/.
3. MSCSim Home Page, http://www.mscsim.com.
4. Djordjevic, J.; Nikolic, B.; Mitrovic, M. "A Memory System, for Education", The Computer Journal, Vol. 48, No. 6, pp. 630-641, 2005.
5. Yurcik, W.; Wolffe, G. S.; Holliday, M. A; "A Survey of Simulators Used in Computer Organization/Architecture Courses", Summer Computer Simulation Conference (SCSC), Society for Computer Simulation (SCS), 2001.
6. Djordjevic J., Milenkovic A. and Prodanovic S., "A Hierarchical Memory System Environment", Workshop On Computer Architecture Education (WCAE), 25th Int Symposium On Computer Architecture, Barcelona, Spain, 1998.
7. Grünbacher H., "Teaching Computer Architecture/Organisation using simulators", 28th Frontiers in Education Conference (FIE), pp. 1107-1112, 1998.
8. Djordjevic, J.; Milenkovic, A.; Grbanovic. N.; "An Integrated Environment for Teaching Computer Architecture" IEEE Micro, Vol. 20, No. 3, pp. 66-74, 2000.
9. Yurcik, W.; Wolffe, G. S.; Holliday, Mark A.; Osborne, Hugh. "Teaching Computer Organization/Architecture With Limited", ACM SIGCSE Bulletin, Vol. 34, No. 1, pp. 176-180, 2002.
10. Hill, M. D., Dinero IV, Home Page, http://www.cs.wisc.edu/-markhill/ DineroIV/.
11. Cache Simulator Versão 1.9, 2003, Home Page http://www.ece.gatech. edu/research/labs/reveng/cachesim/index.html.
12. Tran, N.; Menasce, D. A.; VirtualMemory, Home Page http://cs.gmu.edu/cne/ workbenches/vmsim/vm.html.
13. Shivakumar, P.; Jouppi, N. J.; Cacti 3.0, "An Integrated Cache Timing, Power, and Area Model". Technical Report, Compaq Computer Corporation, 2001.
14. Schintke, F.; Simon, J.; Reinefeld, A.; LDA-Simulator, 2001, Home Page http://www.zib.de/schintke/ldasim/index.en.html.
15. Prima Cache Simulator, Home Page www.dsi.unimo.it/staff/st36/imagelab/ prima.html.
16. R. N. Ibbett, HASE DLX Simulation Model. IEEE Micro, Vol. 20, No. 3, pp. 38-47, 2000.
17. Hennessy, J. L.; Patterson, D. A. "Computer Organization and Design: The Hardware/Software Interface", third edition, Morgan Kaufman, 2004.
18. Hennessy, J. L.; Patterson, D. A. "Computer Architecture: A Quantitative Approach", third edition, Morgan Kaufman, 2002.
19. Smith, A. J.; "Cache memories", ACM Computing Surveys, Vol. 14, No. 3, pp. 473-530, 1982.
20. Denning, P. J.; "Virtual Memory", ACM Computing Surveys, Vol 2, No. 3, 1970.
21. Denning, P. J.; "Virtual Memory", ACM Computing Surveys, Vol 28, No. 1, 1996.