Design of versatile eIRA codes for parallel decoders

IEEE Transactions on Communications

Volumn 56, Issue 12, 2008, Pages 2060-2070

  Dinoi, Libero ^a,b   Sottile, Francesco ^a   Benedetto, Sergio ^c  

^a ISTITUTO SUPERIORE MARIO BOELLA   (Italy)

^b Elettronica SpA   (Italy)

^c POLITECNICO DI TORINO   (Italy)

Author keywords

LDPC; Low density parity check; Minimum distance; Near codewords; Parallel decoders

Indexed keywords

TRANSCEIVERS;

LDPC; LOW-DENSITY PARITY-CHECK; MINIMUM DISTANCE; NEAR-CODEWORDS; PARALLEL DECODERS;

DECODING;

EID: 58049199408     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCOMM.2008.050022     Document Type: Article

References (45)

1. R. G. Gallager, Low Density Parity Check Codes. MIT Press, Cambridge, MA, 1963.
2. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: Turbo codes," in Proc. IEEE Int. Conf. Commun., vol. 2, Geneva, Switzerland, 1993, pp. 1064-1070.
3. T. J. Richardson, M. A. Shokrollahi, and R. L. Urbanke, "Design of capacity-approaching irregular low-density parity-check codes," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 619-637, Feb. 2001.
4. L. Ping, W. K. Leung, and N. Phamdo, "Low density parity check codes with semi-random parity check matrix," IEE Electron. Lett., vol. 35, no. 1, pp. 38-39, Jan. 1999.
5. M. Yang, W. E. Ryan, and Y. Li, "Design of efficiently encodable moderate-length high-rate irregular LDPC codes," IEEE Trans. Commun. vol. 52, no. 4, pp. 564-571, Apr. 2004.
6. Y. Zhang, W. E. Ryan, and Y. Li, "Structured eIRA codes with low floors," in Proc. IEEE Int. Symposium Inf. Theory, Adelaide, Australia, Sept. 2005, pp. 174-178.
7. M. Eroz, F. W. Sun, and L. N. Lee, "DVB-S2 low density parity check codes with near Shannon limit performance," International J. Satellite Commun. and Networking, vol. 22, no. 3, pp. 269-279, May/ June 2004.
8. H. Jim, A. Khandekar, and R. McEliece, "Irregular repeat-accumulate codes," in Proc. 2nd Int. Symp. Turbo Codes, Related Topics, Brest, France, 2000, pp. 1-8.
9. S. Benedetto, D. Divsalar, G. Montorsi, and F. Pollara, "Serial concatenation of interleaved codes: Performance analysis, design and iterative decoding," IEEE Trans. Inform. Theory, vol. 44, no. 3, pp. 909-926, May 1998.
10. T. Richardson and R. Urbanke, "Multi-edge type LDPC codes," preprint, available at http://lthcwww.epfl.ch/papers/multiedge.ps.
11. S. ten Brink, G. Kramer, and A. Ashikhmin, "Design of low-density parity-check codes for modulation and detection," IEEE Trans. Commun., vol. 52, pp. 670-678, Apr. 2004.
12. S. Y. Chung, T. J. Richardson, and R. Urbanke, "Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 657-670, Feb. 2001.
13. T. Tian, C. Jones, J. D. Villasenor, and R. D. Wesel, "Construction of irregular LDPC Codes with low error floors," in Proc. IEEE Int. Conf. Commun., vol. 5, May 2003, pp. 3125-3129.
14. C. Di, D. Proietti, I. E. Telatar, T. Richardson, and R. Urbanke, "Finite length analysis of low-density parity-check codes on the binary erasure channel," IEEE Trans. Inform. Theory, vol. 48, no. 6, pp. 1570-1579, June 2002.
15. D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inform. Theory, vol. 45, pp. 399-431, Mar. 1999.
16. D. MacKay and M. S. Postol, "Weaknesses of Margulis and Ramanujan-Margulis low-density parity-check codes," Electronic Notes in Theoretical Computer Science, vol. 74, 2003.
17. T. Richardson, "Error floors of LDPC codes," in Proc. the 41st Annual Allerton Conference on Communication, Control and Computing, Oct. 2003, pp. 1426-1435.
18. R. Koetter and P. O. Vontobel, "Graph-covers and iterative decoding of finite length codes," in Proc. 3rd Int. Symp. Turbo Codes, Related Topics, Brest, France, 2003, pp. 75-82.
19. B. J. Frey, R. Koetter, and A. Vardy, "Signal-space characterization of iterative decoding," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 766-781, Feb. 2001.
20. S. H. Lee, W. H. Lee, S. J. Bae, S. I. Lee, and E. K. Joo, "Bit probability transition characteristics of LDPC code," in Proc. 10th Int. Conf. on Telecomm., Tahiti, French Polynesia, Feb./Mar. 2003, pp. 553-557.
21. Y. Kou, S. Lin, and M. R. C. Fossorier, "Low-density parity-check codes based on finite geometries: A rediscovery and new results," IEEE Trans. Inform. Theory, vol. 47, pp. 2711-2736, Nov. 2001.
22. J. Rosenthal and P. O. Vontobel, "Constructions of LDPC codes using Ramanujan graphs and ideas from Margulis," in Proc. the 38th Allerton Conference on Communication, Control, and Computing, Monticello, Illinois (USA), Oct. 2000, pp. 248-257.
23. I. Djurdjevic, S. Lin, and K. Abdel-Ghaffar, "Graph-theoretic construction of low-density parity-check codes," IEEE Commun. Lett. vol. 7, no. 4, pp. 171-173, Apr. 2003.
24. X.-Y. Hu, E. Eleftheriou, and D. M. Arnold, "Regular and irregular progressive edge-growth Tanner graphs," IEEE Trans. Inform. Theory vol. 51, no. 1, pp. 386-398, Jan. 2005.
25. A. Ramamoorthy and R. Wesel, "Construction of short block length irregular low-density parity-check codes," in Proc. IEEE Int. Conf. Commun., vol. 1, June 2004, pp. 410-414.
26. H. Xiao and A. H. Banihashemi, "Improved progressive-edge-growth (PEG) construction of irregular LDPC codes," IEEE Commun. Lett., vol. 8, no. 12, pp. 715-717, Dec. 2004.
27. G. Durisi, L. Dinoi, and S. Benedetto, "eIRA codes for coded modulation systems," submitted to Proc. IEEE Int. Conf on Commun., 2006.
28. G. Richter and A. Hof, "On a construction method of irregular LDPC codes without small stopping sets," submitted to Proc. IEEE Int. Conf. on Commun., 2006.
29. L. Dinoi, F. Sottile, and S. Benedetto, "Design of variable-rate irregular LDPC codes with low error floor," in Proc. IEEE Int. Conf. Commun., Seoul, South Korea, vol. 1, May 2005, pp. 647-651.
30. A. J. Blanksby and C. J. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE J. Solid-State Circuits vol. 37, no. 3, pp. 404-412, Mar. 2002.
31. V. Nagarajan, N. Jayakumar, S. Khatri, and O. Milenkovic, "High-throughput VLSI implementations of iterative decoders and related code construction problems," in Proc. IEEE Globecom, Dallas, TX, Nov. 2004, vol. 1, pp. 361-365.
32. E. Kim and G. S. Choi, "Diagonal low-density parity-check code for simplified routing in decoder," in Proc. IEEE Workshop on Signal Processing, Athens, Greece, Nov. 2005.
33. F. Kienle, M. J. Thul, and N. Wehn, "Implementation issues of scalable LDPC-decoders," in Proc. 3rd Int. Symp. Turbo Codes, Related Topics Brest, France, Sept. 2003, pp. 291-294.
34. A. Tarable, S. Benedetto, and G. Montorsi, "Mapping interleaving laws to parallel turbo and LDPC decoder architectures," IEEE Trans. Inform. Theory, vol. 50, no. 9, pp. 2002-2009, Sept. 2004.
35. A. Tarable and S. Benedetto, "Further results on mapping functions," in Proc. Inform. Th. Workshop 2005 (ITW2005), Rotorua, New Zealand, pp. 221-225.
36. M. M. Mansour and N. Shanbhag, "High-throughput LDPC decoders," IEEE Trans. VLSI Syst., vol. 11, no. 6, pp. 976-996, Dec. 2003.
37. S. Olcer, "Decoder architecture for array-code-based LDPC codes," in Proc. IEEE Globecom, Dec. 2003, pp. 2046-2050.
38. E. Liao, E. Yeo, and B. Nikolic, "Low-density parity-check code constructions for hardware implementation," in Proc. IEEE Int. Conf. Commun., vol. 5, June 2004, pp. 2573-2577.
39. H. Zhong and T. Zhang, "Block-LDPC: A practical LDPC coding system design approach," IEEE Trans. Circuits Syst. I, vol. 52, no. 4, pp. 766-775, Apr. 2005.
40. M. M. Mansour, "High-performance decoders for regular and irregular repeat-accumulate codes," in Proc. IEEE Globecom, Dallas, TX, Nov. 2004, vol. 4, pp. 2583-2588.
41. J. Ha, J. Kim, and S. W. McLaughlin, "Rate-compatible puncturing of low-density parity-check codes," IEEE Trans. Inform. Theory, vol. 50, no. 11, pp. 2824-2836, Nov. 2004.
42. J. Li and K. Narayanan, "Rate-compatible low density parity check codes for capacity-approaching ARQ scheme in packet data communications," in Proc. Int. Conf. on Comm. Internet and Info. Tech., Nov. 2002.
43. M. R. Yazdani and A. H. Banihashemi, "On construction of rate-compatible low-density parity-check codes," IEEE Commun. Lett. vol. 8, no. 3, pp. 159-161, Mar. 2004.
44. E. Choi, S. Suh, and J. Kim, "Rate-compatible puncturing for low-density parity-check codes with dual-diagonal parity structure," in Proc. IEEE Int. Symp. Personal, Indoor and Mobile Radio Comm., Sept. 2005.
45. X.-Y. Hu, M. P. C. Fossorier, and E. Eleftheriou, "On the computation of the minimum distance of low-density parity-check codes," in Proc. IEEE Int. Conf. Commun., vol. 2, June 2004, pp. 767-771.