Structured eIRA codes with low floors

IEEE International Symposium on Information Theory - Proceedings

Volumn 2005, Issue , 2005, Pages 174-178

  Zhang, Yifei ^a   Ryan, William E ^a   Li, Yan ^a  

^a UNIVERSITY OF ARIZONA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE DESIGNS; EXTENDED IRREGULAR REPEAT-ACCUMULATE (EIRA); SUBMATRIX;

COMPUTER SOFTWARE; ENCODING (SYMBOLS); ERROR ANALYSIS; MATRIX ALGEBRA; PROBLEM SOLVING; RANDOM PROCESSES;

CODES (SYMBOLS);

EID: 33748116682     PISSN: 21578099     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISIT.2005.1523317     Document Type: Conference Paper

References (14)

1. M. Yang, W. E. Ryan and Y. Li, "Design of efficiently encodable moderate-length high-rate irregular LDPC codes," IEEE Trans. on Communications, vol. 52, pp. 564-571, April 2004.
2. Y. Kou, S. Lin, and M. Fossorier, "Low-density parity-check codes based on finite geometries: a rediscovery and new results," IEEE Trans. Inform. Theory, vol. 47, pp. 2711-2736, Nov. 2001.
3. E. Eleftheriou and S.Ölcer, "Low-density parity-check codes for digital subscriber lines," in IEEE International Conference on Communications, vol. 3, pp. 1752-1757, 2002.
4. D. Divsalar, H. Jin, and R. J. McEliece, "Coding theorems for " Turbo-Like" codes," in Proc. 36th Allerton Conf. on Comm., Control and Computing, pp. 201-210, Allerton, IL, Sep. 1998.
5. J. Li, K. R. Narayanan, and C. N. Georghiades, "Generalized product accumulate codes: analysis and performance," in Proc. IEEE Global Communication Conference, pp. 25-29, vol. 2, Nov. 2001.
6. S. Benedetto, D. Divsalar and G. Montorsi, "Serial concatenation of interleaved codes: performance analysis, design, and iterative decoding," IEEE Trans. Information Theory, vol. 44, pp. 909-926, May 1998.
7. S. Benedetto, and G. Montorsi, "Unveiling Turbo codes: some results on parallel concatenated coding schemes," IEEE Trans. Information Theory, vol. 42, pp. 409-428, March 1996.
8. M. P. C. Fossorier, "Quasi-cyclic low-density parity-check codes from circulant permutation matrices," IEEE Trans. Information Theory, vol. 50, pp. 1788-1793, Aug. 2004.
9. J. Xu, L. Chen, H. Tang, L. Zeng and S. Lin, "Construction of low-density parity-check codes by superposition," submitted to IEEE Trans. on Communications, 2004.
10. J. Xu, L. Chen, I. Djurdjevic, S. Lin and K. Abdel-Ghaffar, "Construction of regular and irregular LDPC codes: geometry decomposition and masking," submitted to IEEE Trans. Information Theory, 2004.
11. David J.C. MacKay, Encyclopedia of sparse graph codes: http://www.inference.phy.cam.ac.uk/mackay/codes/data.html.
12. Hardware simulations performed by C. Jones of Jet Propulsion Laboratory.
13. T. Richardson, "Error floors of LDPC codes," in Proc. 41th Allerton Conf. on Comm., Control and Computing, October 2003.
14. Y. Zhang, W. E. Ryan and Y. Li, "Structured eIRA codes with low error floors,"submitted to IEEE Trans, on Communications, 2005.