Diagonal low-density parity-check code for simplified routing in decoder

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn 2005, Issue , 2005, Pages 756-761

  Kim, Euncheol ^a   Choi, Gwan S ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; DECODING; GRAPH THEORY; PROBLEM SOLVING; ROUTERS;

LOW-DENSITY PARITY-CHECK (LDPC) DECODERS; PARITY CHECK MATRIX; ROUTING PROBLEM;

CODES (SYMBOLS);

EID: 33847000506     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2005.1579966     Document Type: Conference Paper

References (13)

1. Y. Kou, S. Lin, and M.P.C. Fossorier, "Low density parity check codes: Construction based on finite geometries," in Proc. IEEE Globecom 2000, San Francisco, CA, Nov. 2000, vol. 2, pp. 825-829.
2. R.M. Tanner, D. Sridhara, and T. Fuja, "A class of group-structured ldpc codes," in The Proc. ISTA, Ambleside, England, 2001.
3. H. Zhang and J.M.F. Moura, "The design of structured regular LDPC codes with large girth," in IEEE Globecom 2003, San Francisco, CA, Dec 2003, vol. 7, pp. 4022 - 4027.
4. M. G. Luby, M. Mitzenmacher, M. A. Shokrollahi, and D. A. Spielman, "Improved low-density parity-check codes using irregular graphs," IEEE Trans. Inform. Theory, vol. 47, pp. 585-598, Feb. 2001.
5. D.J.C. McKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. On Info. Theory, vol. IT-45, pp.399-431, March 1999
6. T. J. Richarson, M. A. Shokrollahi, and R. L. Urbanke, "Design of capacity-approaching irregular low-density parity-check codes," IEEE Trans. Inform. Theory, vol. 47, pp. 619-637, Feb. 2001.
7. A.J. Blanksby, C.J. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder", Solid State Circuits, IEEE Journal of, March 2002. pp. 404 -412, vol:37, Issue:3.
8. Mohammad M. Mansour, Makram M. Mansour, and Naresh R. Shanbhag, "A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes," Signal Processing Systems, 2003. SIPS 2003. IEEE Workshop on Aug. 2003, pp. 29-34.
9. A. Selvarathinam, G Choi, K. Narayanan, A. Prabakhar, E. Kim "A Massively Scalable LDPC Decoder Architecture," Circuits and Systems, IEEE International Symposium on, 2003. Volume: 2, pp. 61-64.
10. R. Gallager, "Low-density parity-check codes," IRE Trans. Inform. Theory, Jan. 1962.
11. R. M. Tanner, "A recursive approach to low complexity codes," IEEE Trans. Inform. Theory, vol. IT-27, pp. 533-547, Sept. 1981.
12. F. R. Kschischang, B. J. Frey, and H.-A. Loeliger, "Factor graphs and the sum-product algorithm," IEEE Trans. Inform. Theory, vol. 47, pp. 498-519, Feb. 2001.
13. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting codes and decoding," in Proc. Int. Conf. Comm. '93, May 1993, pp. 1064-1070.