Comparison of the frequency compensation techniques for CMOS two-stage Miller OTAs

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 55, Issue 11, 2008, Pages 1099-1103

  Grasso, Alfio Dario ^a   Palumbo, Gaetano ^a   Pennisi, Salvatore ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

Analog integrated circuits; CMOS; Feedback amplifier; Ffrequency compensation; Multistage amplifier

Indexed keywords

ANALOG INTEGRATED CIRCUITS; BUFFER AMPLIFIERS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; FEEDBACK AMPLIFIERS; TRANSCONDUCTANCE;

ANALYTICAL FIGURE OF MERITS; CURRENT AMPLIFIER; CURRENT BUFFER; FREQUENCY COMPENSATION; FREQUENCY PERFORMANCE; GAIN-BANDWIDTH PRODUCTS; LOAD CAPACITANCE; MULTI-STAGE AMPLIFIERS;

OPERATIONAL AMPLIFIERS;

EID: 57949102581     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2008.2003362     Document Type: Article

References (23)

1. G. Palumbo and S. Pennisi, Feedback Amplifiers: Theory and Design. Boston, MA: Kluwer Academic, 2002.
2. G. Palumbo and S. Pennisi, "Design methodology and advances in nested-Miller compensation," IEEE Trans. Circuits. Syst. I, Reg. Papers, vol. 49, no. 7, pp. 893-903, July 2002.
3. S. O. Cannizzaro, A. D. Grasso, R. Mita, G. Palumbo, and S. Pennisi, "Design procedures for three-stage CMOS OTAs with nested-miller compensation," in IEEE Trans. Circuits Syst. I, Reg. Papers, May 2007, vol. 54, no. 5, pp. 933-940.
4. Y. Tsividis and P. Gray, "An integrated NMOS operational amplifier with internal compensation," IEEE J. Solid-State Circuits, vol. SC-11, no. 6, pp. 748-754, Dec. 1976.
5. G. Smaradoiu, D. Hodges, P. Gray, and G. Landsburg, "CMOS pulsecode-modulation voice codec," IEEE J. Solid-State Circuits, vol. SC-13, pp. 504-510, Aug. 1978.
6. D. Senderowicz, P. Gray, and D. Hodges, "High-performance NMOS operational amplifier," IEEE J. Solid-State Circuits, vol. SC-13, pp. 760-766, Dec. 1978.
7. W. Black Jr., D. Allstot, and R. Reed, "A high performance low power CMOS channel filter," IEEE J. Solid-State Circuits, vol. SC-15, no. 6, pp. 929-938, Dec. 1980.
8. B. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 629-633, Dec. 1983.
9. G. Rincon-Mora, "Active capacitor multiplier in Miller-compensated circuits," IEEE Trans. Solid-State Circuits, vol. 35, no. 1, Jan. 2000.
10. P. Hurst, S. Lewis, J. Keane, F. Aram, and K. Dyer, "Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers," IEEE Trans. Circuits Syst. I, Reg. Papers vol. 51, no. 2, pp. 275-285, Feb. 2004.
11. G. Palmisano and G. Palumbo, "An optimized compensation strategy for two-stage CMOS OPAMPs," IEEE Trans. Circuits Syst. I, Reg. Papers vol. 42, no. 3, pp. 178-182, Mar. 1995.
12. G. Palmisano and G. Palumbo, "A compensation strategy for two-stage CMOS opamp based on current buffer," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 44, no. 3, pp. 257-262, Mar. 1997.
13. W. Aloisi, G. Palumbo, and S. Pennisi, "Design methodology of miller frequency compensation with current buffer/amplifier," IET Circuits, Devices Syst., vol. 2, no. 2, pp. 227-233, Apr. 2008.
14. R. Mita, G. Palumbo, and S. Pennisi, "Design guidelines for reversed nested miller compensation in three-stage amplifiers," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 50, pp. 227-233, May 2003.
15. A. D. Grasso, G. Palumbo, and S. Pennisi, "Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 10, pp. 1044-1048, Oct. 2006.
16. A. D. Grasso, D. Marano, G. Palumbo, and S. Pennisi, "Improved reversed nested miller compensation technique with voltage buffer and nulling resistor," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 5, pp. 382-386, May 2007.
17. A. D. Grasso, G. Palumbo, and S. Pennisi, "Advances in reversed nested miller compensation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 7, pp. 1459-1470, July 2007.
18. A. D. Grasso, G. Palumbo, and S. Pennisi, "Analytical comparison of frequency compensation techniques in three-stage amplifiers," J. Circuit Theory. Appl., vol. 36, no. 1, pp. 53-80, Jan. 2008.
19. W. Aloisi, G. Giustolisi, and G. Palumbo, "Design and comparison of very low-voltage CMOS output stages," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 8, pp. 1545-1556, Aug. 2005.
20. H. Yang and D. Allstot, "Considerations for fast settling operational amplifiers," IEEE Trans. Circuits Syst., vol. 37, no. 3, pp. 326-334, Mar. 1990.
21. J. Guinea and D. Senderowicz, "A differential narrow-band switched capacitor filtering technique," IEEE J. Solid-State Circuits, vol. SC-17, no. 6, pp. 1029-1038, Dec. 1982.
22. G. Fischer and G. Moschytz, "SC filters for high frequencies with compensation for finite-gain amplifiers," IEEE Trans. Circuits Systems, vol. CAS-32, no. 10, pp. 1050-1056, Oct. 1985.
23. G. Palmisano, G. Palumbo, and S. Pennisi, "Design procedures for two-stage CMOS OTAs: A tutorial," Analog Integr. Circuits Signal Process., vol. 27, no. 3, pp. 179-189, May 2001.