Improved Reversed Nested Miller Frequency Compensation Technique with Voltage Buffer and Resistor

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 5, 2007, Pages 382-386

  Grasso, Alfio Dario ^a   Marano, Davide ^a   Palumbo, Gaetano ^a   Pennisi, Salvatore ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

Frequency compensation; operational transconductance amplifier (OTA); reversed nested Miller (RNM)

Indexed keywords

BUFFER AMPLIFIERS; CMOS INTEGRATED CIRCUITS; OPERATIONAL AMPLIFIERS; RESISTORS; SEMICONDUCTOR DEVICE MANUFACTURE; TRANSCONDUCTANCE;

FREQUENCY COMPENSATION; NULLING RESISTOR; OPERATIONAL TRANSCONDUCTANCE AMPLIFIER; REVERSED NESTED MILLER; VOLTAGE BUFFER;

ELECTRIC NETWORK ANALYSIS;

EID: 34248639082     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.892217     Document Type: Article

References (25)

1. E. M. Cherry, “Nested differentiating feedback loops in simple audio power amplifier,” J. Audio Eng. Soc., vol. 30, pp. 295–305, May 1982.
2. J. H. Huijsing and D. Linebarger, “Low-voltage operational amplifier with rail-to-rail input and output ranges,” IEEE J. Solid-State Circuits, vol. SC.-20, no. 6, pp. 1144–1150, Dec. 1985.
3. S. Pernici, G. Nicollini, and R. Castello, “A CMOS low-distortion fully differential power amplifier with double nested Miller compensation,” IEEE J. Solid-State Circuits, vol. 28, no. 7, pp. 758–763, Jul. 1993.
4. R. G. H. Eschauzier and J. H. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers. Boston, MA: Kluwer, 1995.
5. G. Palumbo and S. Pennisi, Feedback Amplifiers: Theory and Design. Boston, MA: Kluwer, 2002.
6. K. N. Leung and P. K. T. Mok, “Analysis of multistage amplifier-frequency compensation,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 9, pp. 1041–1056, Sep. 2001.
7. G. Palumbo and S. Pennisi, “Design methodology and advances in Nested-Miller compensation,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 7, pp. 893–903, Jul. 2002.
8. R. G. H. Eschauzier and J. H. Huijsing, “A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation,” IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1709–1716, Dec. 1992.
9. F. You, S. Embabi, and E. Sanchez-Sinencio, “Multistage amplifier topologies with Nested Gm-C compensation,” IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2000–2011, Dec. 1997.
10. K. N. Leung and P. K. T. Mok, “Nested Miller compensation in low-power CMOS design,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 4, pp. 388–394, Apr. 2001.
11. K. N. Leung, P. K. T. Mok, W. H. Ki, and J. K. O. Sin, “Three-stage large capacitive load amplifier with damping-factor-control frequency compensation,” IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 221–230, Feb. 2000.
12. H. Lee and P. K. T. Mok, “Active-Feedback frequency-compensation technique for low-power multistage amplifiers,” IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 511–520, Mar. 2003.
13. H. Lee and P. K. T. Mok, “Advances in active-feedback frequency compensation with power optimization and transient improvement,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 9, pp. 1690–1696, Sep. 2004.
14. X. Peng and W. Sansen, “AC boosting compensation scheme for low-power multistage amplifiers,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2074–2077, Nov. 2004.
15. X. Peng and W. Sansen, “Transconductance with capacitances feedback compensation for multistage amplifiers,” IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1515–1520, Jul. 2005.
16. A. D. Grasso, G. Palumbo, and S. Pennisi, “Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 10, pp. 1044–1048, Oct. 2006.
17. X. Fan, C. Mishra, and E. Sanchez-Sinencio, “Single Miller capacitor frequency compensation technique for low-power multistage amplifiers,” IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1735–1738, Oct. 2003.
18. R. Mita, G. Palumbo, and S. Pennisi, “Design guidelines for reversed nested Miller compensation in three-stage amplifiers,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 5, pp. 227–233, May 2003.
19. K.-P. Ho, C.-F. Chan, C.-S. Choy, and K.-P. Pun, “Reversed nested Miller compensation with voltage buffer and nulling resistor,” IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1735–1738, Oct. 2003.
20. F. Zu, S. Yan, J. Hu, and E. Sanchez-Sinencio, “Feedforward reversed nested Miller compensation techniques for three-stage amplifiers,” in Proc. IEEE ISCAS'05, May 2005, vol. 1, pp. 2575–2578.
21. A. D. Grasso, G. Palumbo, and S. Pennisi, “Active reversed nested Miller compensation for three-stage amplifiers,” in Proc. IEEE ISCAS'06, May 2006, vol. 1, pp. 911–914.
22. A. D. Grasso, D. Marano, G. Palumbo, and S. Pennisi, “Reversed double pole-zero cancellation frequency compensation technique for three-stage amplifiers,” in Proc. IEEE PRIME'06, Jun. 2006, pp. 153–156.
23. B. Y. Kamath, R. G. Meyer, and P. R. Gray, “Relationship between frequency response and settling time of operational amplifiers,” IEEE J. Solid-State Circuits, vol. SC-9, no. 6, pp. 347–352, Dec. 1974.
24. G. Palmisano and G. Palumbo, “Analysis and compensation of two-pole amplifiers with a pole-zero doublet,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 46, no. 7, pp. 864–868, Jul. 1999.
25. G. Giustolisi and G. Palumbo, “An approach to test the open-loop parameters of feedback amplifiers,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 1, pp. 70–75, Jan. 2002.