Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 2, 2004, Pages 275-285

  Hurst, Paul J ^a   Lewis, Stephen H ^a   Keane, John P ^a   Aram, Farbod ^b   Dyer, Kenneth C ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b MARVELL SEMICONDUCTOR INC   (United States)

^c KeyEye Communications Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; BUFFER CIRCUITS; CAPACITORS; CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENTS; ELECTRIC IMPEDANCE; ELECTRIC NETWORK TOPOLOGY; GATES (TRANSISTOR); POLES AND ZEROS; TRANSISTORS;

CMOS OPERATIONAL AMPLIFIERS; COMMON GATE TRANSISTOR; CURRENT BUFFERS; MILLER COMPENSATION;

OPERATIONAL AMPLIFIERS;

EID: 1442287577     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.820254     Document Type: Article

References (15)

1. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001, pp. 644-652.
2. D. Senderowicz, D. A. Hodges, and P. R. Gray, "High-performance NMOS operational amplifier," IEEE J. Solid-State Circuits, pp. 760-766, Dec. 1978.
3. W. C. Black Jr., D. J. Allstot, and R. A. Reed, "A high performance low power CMOS channel filter," IEEE J. Solid-State Circuits, pp. 929-938, Dec. 1980.
4. Y. P. Tsividis and P. R. Gray, "An integrated NMOS operational amplifier with internal compensation," IEEE J. Solid-State Circuits, pp. 748-753, Dec. 1976.
5. m-C compensation," IEEE J. Solid-State Circuits, pp. 2000-2011, Dec. 1997.
6. R. D. Jolly and R. H. McCharles, "A low-noise amplifier for switched-capacitor filters," IEEE J. Solid-State Circuits, pp. 1192-1194, Dec. 1982.
7. B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, pp. 629-633, Dec. 1983.
8. G. Palmisano and G. Palumbo, "A compensation strategy for two-stage CMOS opamps based on current buffer," IEEE Trans. Circuits Syst. I, pp. 257-262, Mar. 1997.
9. D. B. Ribner and M. A. Copeland, "Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range," IEEE J. Solid-State Circuits, pp. 919-925, Dec. 1984.
10. G.A. Rincon-Mora, "Active capacitor multiplier in Miller-compensated circuits," IEEE J. Solid-State Circuits, pp. 26-32, Jan. 2000.
11. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997, pp. 236-248.
12. G. Temes and R. Gregorian, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986, pp. 168-182.
13. S.-U. Kwak, B.-S. Song, and K. Bacrania, "A 15-b 5-MSample/s low-spurious CMOS ADC," IEEE J. Solid-State Circuits, pp. 1866-1875, Dec. 1997.
14. Y.-I. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, "A 10b 100MSample/s CMOS pipelined ADC with 1.8 V power supply," in Proc. IEEE Int. Solid State Circuits Conf., 2001, pp. 130-131.
15. Star-HSPICE Manual, Release 2001.2, Avant! Corp., Fremont, CA, 2001.