Three-Stage CMOS OTA for Large Capacitive Loads With Efficient Frequency Compensation Scheme

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 10, 2006, Pages 1044-1048

  Grasso, Alfio Dario ^a   Palumbo, Gaetano ^a   Pennisi, Salvatore ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

Frequency compensation; nested Miller; operational transconductance amplifier (OTA)

Indexed keywords

CMOS INTEGRATED CIRCUITS; RESISTORS; SEMICONDUCTOR DEVICE MANUFACTURE; TRANSCONDUCTANCE;

FREQUENCY COMPENSATION; HIGH CAPACITIVE LOADS; NESTED MILLER TECHNIQUE; OPERATIONAL TRANSCONDUCTANCE AMPLIFIER;

OPERATIONAL AMPLIFIERS;

EID: 33750594401     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.882231     Document Type: Article

References (16)

1. J. H. Huijsing and D. Linebarger, “Low-voltage operational amplifier with rail-to-rail input and output ranges,” IEEE J. Solid-State Circuits, vol. SSC-20, no. 6, pp. 1144–1150, Dec. 1985
2. R. G. H. Eschauzier and J. H. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers. Boston, MA: Kluwer, 1995
3. G. Palumbo and S. Pennisi, Feedback Amplifiers: Theory and Design. Boston, MA: Kluwer, 2002
4. K. N. Leung and P. K. T. Mok, “Analysis of multistage amplifier-frequency compensation,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 48, no. 9, pp. 1041–1056, Sep. 2001
5. K. N. Leung and P. K. T. Mok, “Right-half plane zero removal technique for low-voltage low-power nested miller compensation,” in Proc. ICECS, 1999, vol. II, pp. 599–602
6. G. Palumbo and S. Pennisi, “Design methodology and advances in nested-Miller compensation,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl, vol. 49, no. 7, pp. 893–903, Jul. 2002
7. R. G. H. Eschauzier and J. H. Huijsing, “A 100-MHz 100-dB operational amplifier with multipath nested miller compensation,” IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1709–1716, Dec. 1992
8. F. You, S. Embabi, and E. Sanchez-Sinencio, “Multistage amplifier topologies with nested Gm-C compensation,” IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2000–2011, Dec. 1997
9. K. N. Leung and P. K. T. Mok, “Nested Miller compensation in low-power CMOS design,” IEEE Trans. Circuits Syst. 1, Fundam. Theory Appl., vol. 48, no. 4, pp. 388–394, Apr. 2001
10. K. N. Leung, P. K. T. Mok, W. H. Ki, and J. K. O. Sin, “Three-stage large capacitive load amplifier with damping-factor-control frequency compensation,” IEEE J. Solid-State Circuits, vol. 35, no. 2, pp. 221–230, Feb. 2000
11. H. Lee and P. K. T. Mok, “Active-feedback frequency-compensation technique for low-power multistage amplifiers,” IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 511–520, Mar. 2003
12. H. Lee and P. K. T. Mok, “Advances in active-feedback frequency compensation with power optimization and transient improvement,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, vol. 51, no. 9, pp. 1690–1696, Sep. 2004
13. H. Lee, K. N. Leung, and P. K. T. Mok, “A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation,” IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1739–1744, Oct. 2003
14. X. Peng and W. Sansen, “AC boosting compensation scheme for low-power multistage amplifiers,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2074–2077, Nov. 2004
15. B. Y. Kamath, R. G. Meyer, and P. R. Gray, “Relationship between frequency response and settling time of operational amplifiers,” IEEE J. Solid-State Circuits, vol. SSC-9, no. 6, pp. 347–352, Dec. 1974
16. G. Giustolisi and G. Palumbo, “An approach to test the open-loop parameters of feedback amplifiers,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 1, pp. 70–75, Jan. 2002