Optimal linear precoding with theoretical and practical data rates in high-speed serial-link backplane communication

IEEE International Conference on Communications

Volumn 5, Issue , 2004, Pages 2799-2806

  Stojanović, Vladimir ^a,b   Amirkhany, Amir ^a   Horowitz, Mark A ^a  

^a Stanford University   (United States)

^b RAMBUS INC   (United States)

Author keywords

Backplane; Capacity; Jitter; Precoding; Serial link

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; BANDWIDTH; DATA ACQUISITION; DIGITAL COMMUNICATION SYSTEMS; GAUSSIAN NOISE (ELECTRONIC); JITTER; SIGNAL PROCESSING; WHITE NOISE;

BACKPLANE; CAPACITY; PRECODING; SERIAL-LINK;

BIT ERROR RATE;

EID: 4143134378     PISSN: 05361486     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icc.2004.1313040     Document Type: Conference Paper

References (18)

1. B.R. Vojčić and W.M. Jang, "Transmitter Precoding in Synchronous Multiuser Communications," IEEE Transactions on Communications, vol. 46, no. 10, October 1998, pp. 1346-55.
2. S. Schaible, "Fractional programming," Handbook of Global Optimization, eds. Horst, R. and P.M. Pardalos, Nonconvex Optimization and its Applications, 2, Kluwer Academic Publishers, Dordrecht - Boston-London, 1995, pp. 495-608.
3. J. Zerbe et al., "Design, Equalization and Clock Recovery for a 2.5-10Gb/s 2-PAM/4-PAM Backplane Transceiver Cell," IEEE International Solid-State Circuits Conference, Feb. 2003, San Francisco.
4. R. Farjad-Rad et al, "0.622-8.0Gbps 150mW Serial IO Macrocell with Fully Flexible Preemphasis and Equalization", IEEE Symposium on VLSI Circuits, June 2003.
5. M.J. Pelgrom et al., "Matching properties of MOS transistors," IEEE Journal Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
6. K-L.J. Wong and C-K.K. Yang, "Offset Compensation in Comparators with Minimum Input-Referred Supply Noise," submitted to IEEE Journal Solid-State Circuits.
7. V. Stojanović and M. Horowitz, "Modeling and Analysis of High-Speed Links," IEEE Custom Integrated Circuits Conference, September 2003.
8. R.G. Gallager, Information Theory and Reliable Computation, John Wiley & Sons, Inc., USA, 1968.
9. G.D. Forney Jr. and M. V. Eyuboglu, "Combined Equalization and Coding using Precodin," IEEE Communications Magazine, Dec. 1991, p.25-34
10. S. Boyd and L. Vandenberghe, Convex Optimization, book in preparation. (http://www.stanford.edu/~boyd/cvxbook.html)
11. H. Rategh, H. Samavati, and T. Lee, "A CMOS frequency synthesizer with an injection-locked frequency divider for a 5 GHz Wire LAN receiver," IEEE J. Solid-State Circuits, vol. 35, pp. 779-786, May 2000.
12. J. Campello, "Practical bit loading for DMT," IEEE International Conference on Communications, pp. 796-800, 1999.
13. K. Poulton et al., "A 20GS/s 8b ADC with a 1MB Memory in 0.18μm CMOS," IEEE International Solid-State Circuits Conference, Feb. 2003, San Francisco.
14. K.K. Parhi, "High-Speed architectures for algorithms with quantizer loops," IEEE International Symposium on Circuits and Systems, vol. 3, May 1990, pp. 2357-2360
15. S. Kasturia and J.H. Winters, "Techniques for high-speed implementation of nonlinear cancellation," IEEE J. Selected Areas in Communications, vol. 9, no. 5, Jun 1991, pp. 711-717.
16. J.M. Cioffi et al., "MMSE Decision-Feedback Equalizers and Coding-Part I: Equalization Results," IEEE Transactions on Communications, vol. 43, no. 10, October 1995, pp. 2582-2594.
17. V. Stojanović, G. Ginis and M.A. Horowitz, "Transmit Pre-emphasis for High-Speed Time-Division-Multiplexed Serial Link Transceiver," IEEE International Conference on Communications, pp. 1934-1939, May 2002.
18. B. Ahmad, "Performance Specification of Interconnects," DesignCon 2003.