Background calibration of pipelined ADCs via decision boundary gap estimation

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 10, 2008, Pages 2969-2979

  Brooks, Lane ^a   Lee, Hae Seung ^a  

^a Department of Electrical Engineering and Computer Science   (United States)

Author keywords

Adaptive digital background calibration; Capacitor mismatch; Finite opamp gain; Pipelined analog to digital converter (ADC); Static nonlinearity

Indexed keywords

CALIBRATION; CODES (SYMBOLS); OPERATIONAL AMPLIFIERS; PIPELINES;

ADAPTIVE DIGITAL BACKGROUND CALIBRATION; CAPACITOR MISMATCH; FINITE OPAMP GAIN; PIPELINED ANALOG-TO-DIGITAL CONVERTER; STATIC NON-LINEARITY;

ANALOG TO DIGITAL CONVERSION;

EID: 57149135074     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.925373     Document Type: Article

References (27)

1. Y. Chiu, C. W. Tsang, B. Nikolic, and P. R. Gray, "Least mean square adaptive digital background calibration of pipelined analog-to-digital converter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 38-46, Jan. 2004.
2. A. Karanicolas, H.-S. Lee, and K. Bacrania, "A 15-b 1-msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, no. 6, pp. 1207-1215, Dec. 1993.
3. U.-K. Moon and B.-S. Song, "Background digital calibration techniques for pipelined ADC's," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., pp. 102-109, Feb. 1997.
4. P. Li, M. Chin, P. Gray, and R. Castello, "A ratio-independent algorithmic analog-to-digital conversion technique," IEEE J. Solid-State Circuits, vol. SSC-29, no. 6, pp. 828-836, Dec. 1984.
5. B.-S. Song, M. Tompsett, and K. Lakshmikumar, "A 12-bit 1-msample/s capacitor error-averaging pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 33, no. 6, pp. 1316-1323, Dec. 1988.
6. T.-H. Shu, K. Bacrania, and C.-I. Chi, "Statistical correction of A/D converter errors," IEEE BCTM, pp. 189-191, Sep. 1996.
7. A. Dent and C. Cowan, "Linearization of analog-to-digital converters," IEEE Trans. Circuits Syst., vol. 37, pp. 729-737, Jun. 1990.
8. U. Gatti, G. Gazzoli, F. Maloberti, and S. Mazzoleni, "A calibration technique for high-speed high-resolution a/d converters," Adv. A/D and D/A Convers. Tech. Appl., pp. 168-171, Jul. 1999.
9. X. Dai, D. Chen, and R. Geiger, "A cost-effective histogram test-based algorithm for digital calibration of high-precision pipelined ADCs," in Proc. IEEE ISCAC, May 2005, vol. 5, pp. 4831-4834.
10. L. Jin, D. Chen, and R. Geiger, "A digital self-calibration algorithm for ADCs based on histogram test using low-linearity input signals," in Proc. IEEE Int. Symp. Circuits Syst., May 2005, pp. 1378-1381.
11. E. Blecker, T.McDonald, O. Erdogan, P. Hurst, and S. Lewis, "Digital background calibration of an algorithmic analog-to-digital converter using a simplified queue," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1489-1497, Jun. 2003.
12. E. Siragusa and I. Galton, "Gain error correction techinque for pipelined analog-to-digital converters," Electron. Lett., vol. 36, pp. 617-618, 2000.
13. J. Li and U.-K. Moon, "Background calibration techniques for multistage pipelined adcs with digital redundancy," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 9, pp. 531-538, Sep. 2003.
14. E. Siragusa and I. Galton, "A digitally enhanced 1.8-v 15-bit 40-msamples/sCMOS pipelined ADC," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2126-2138, Dec. 2004.
15. B. Murmann and B. E. Boser, "A 12-bit 75-ms/s pipelined ADC using open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
16. B. Hernes, J. Bjornsen, T. N. Anderson, A. Vinje, H. Korsvoll, F. Telsto, A. Briskemyr, C. Holdo, and O. Moldsvor, "A 92.5mW 205 ms/s 10b pipeline if ADC implemented in 1.2v/3.3v 0.13 μm CMOS," in Proc. ISSCC Dig. Tech. Papers, 2007, pp. 462-463.
17. S. Sonkusale, J. v. d. Spiegel, and K. Nagaraj, "True background calibration technique for pipelined ADC," Electron. Lett., vol. 26, pp. 786-788, Apr. 2000.
18. J. Elbornsson and J.-E. Eklund, "Histogram based correction of matching errors in subranged ADC," in Proc. ESSCIRC 2001, Sep. 2001, pp. 555-558.
19. U. Eduri and F. Maloberti, "Online calibration of a nyquist-rate analog-to-digital converter using output code-density histograms," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 15-24, Jan. 2004.
20. L. Brooks and H.-S. Lee, "A zero-crossing based 8 bit, 200ms/s pipelined ADC," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2677-2687, Dec. 2007.
21. E. Balestrieri, P. Daponte, and S. Rapuano, "A state of the art on ADC error compensation methods," IEEE Trans. Instrum. Meas., pp. 1388-1394, Aug. 2005.
22. P. Yu and H.-S. Lee, "A 2.5v, 12-b 5-MSample/s pipelined cmos adc," IEEE J. Solid-State Circuits, vol. 31, pp. 1854-1861, Dec. 1996.
23. S. Ray and B.-S. Song, "A 13-b linear, 40-MS/s pipelined ADC with self-configured capacitor matching," IEEE J. Solid-State Circuits vol. 42, no. 3, pp. 463-474, Mar. 2007.
24. S. Lewis, S. Fetterman, G. Gross, R. Ramachandran, and T. Viswanathan, "A 10-b 20-msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, no. 2, pp. 351-358, Mar. 1992.
25. V. Divi and G. Wornell, "Signal recovery in time-interleaved analog-to-digital converters," in Proc. IEEE ICASSP, 2004, pp. 593-596.
26. IEEE Standard for Terminology and Test Methods for Analog-To-Digital Converters, IEEE STD 1241-2000, Dec. 2000.
27. J. Doernberg, H.-S. Lee, and D. Hodges, "Full-speed testing of A/D converters," IEEE J. Solid-State Circuits, vol. SSC-19, no. 6, pp. 820-827, Dec. 1984.