An FPGA run-time system for dynamical on-demand reconfiguration

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

Volumn 18, Issue , 2004, Pages 1841-1848

  Ullmann, Michael ^a   Hübner, Michael ^a   Grimm, Björn ^a   Becker, Jürgen ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

ECUs; FPGA; PRTR; Run time system

Indexed keywords

AUTOMOBILE ENGINES; AUTOMOBILE MANUFACTURE; COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; ELECTRIC POWER UTILIZATION; FLASH MEMORY; PACKET NETWORKS; PROBABILITY; RAPID PROTOTYPING; SWITCHING;

AUTOMOTIVE CONTROL; NETWORK-ON-CHIP (NOC) STRUCTURES; POWER DISSIPATION; RECONFIGURABLE DEVICES;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 12444257474     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. http://www.altera.com/
2. Mostafa A. Bassiouni, Amar Mukherjee "Efficient Decoding of Compressed Data", Journal of the American Society for Information Science 46(1): pp. 1-8, 1995
3. B. Blodget, S. McMillan, P. Lysaght, "A Lightweight Approach for Embedded Reconfiguration of FPGAs", Design, Automation and Test in Europe Conference and Exhibition, 2003, Munich, March 3-7, 2003, pp. 399-400.
4. B. Blodget, P. James-Roxby, E. Keller, S. McMillan, P. Sundararajan (Xilinx), "A self-reconfiguring platform", Proceedings of the 13th International Conference on Field Programmable Logic and Applications, Lisbon - Portugal, September 1-3, 2003, pp. 565-574.
5. S. A. Guccione, D. Levi, P. Sundararajan, "JBits: A Java-based Interface for Reconfigurable Computing" 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), September 1999.
6. G. Haug, W. Rosenstiel, "Reconfigurable hardware as shared resource for parallel threads", Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, California, 15-17 April 1998, pp. 320-321.
7. E. L. Horta, J. W. Lockwood, D. E. Taylor, D. Parlour, "Applications of reconfigurable computing; Dynamic hardware plugins in an FPGA with partial run-time reconfiguration", Proceedings of the 39th conference on Design automation, New Orleans, June 2002, pp. 343-348.
8. M. Hübner, M. Ullmann, F. Weissel, J. Becker, "Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration", submitted and accepted for Reconfigurable Architectures Workshop (RAW) 2004, Santa Fé, New Mexico, USA, April 2004
9. J. Becker, M. Huebner, M. Ullmann, "Real-Time Dynamically Run-Time Reconfiguration for Power-/Cost-optimized Virtex FPGA Realizations", Proceedings of the IFIP International Conference on Very Large Scale Integration (VLSI-SoC), Darmstadt, Germany, December 1-3 2003, pp. 129-134
10. G. Wigley, D. Kearney, "The first real operating system for reconfigurable computers", Proceedings of the 6th Australasian Computer Systems Architecture Conference, 2001, ACSAC 2001, Gold Coast, Queensland, Australia, 29-30 Jan. 2001, pp 130-137.
11. G. Wigley, D. Kearney, "Research Issues in Operating Systems for Reconfigurable Computing.", Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms-ERSA'02, Las Vegas, June 24-27 2002, Nevada, USA, pp. 10-16
12. G. Wigley,D. Kearney "The Development of an Operating System for Reconfigurable Computing.", In Proc. IEEE Symp. FCCM'01, Napa Valley, California, April 2001, IEEE Press.
13. L. Levinson, R. Manner, M. Sessler, H. Simmler, "Preemptive Multitasking on FPGAs", IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, California, 17-19 April 2000, pp. 301-302.
14. V. Nollet, P. Coene, D. Verkest, S. Vernalde, R. Lauwereins, "Designing an operating system for a heterogeneous reconfigurable SoC", Proceedings of the International Parallel and Distributed Processing Symposium, 2003, Nice-France, April 22-26, 2003, pp. 174-180.
15. V. Nollet, J-Y. Mignolet, T.A. Baltic, D. Verkest, S. Vernalde, R. Lauwereins, "Hierarchical Run-Time Reconfiguration Managed by an Operating System for Reconfigurable Systems", Proceedings of the International Conference on Engineering Reconfigurable Systems and Algorithms 2003, Las Vegas, June 2003, pp. 81-187.
16. J-Y. Mignolet, V. Nollet, P. Coene, D.Verkest, S. Vernalde, R. Lauwereins, "Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip", Proceedings of Design, Automation and Test in Europe (DATE) Conference, Munich, Germany, March 2003, pp. 986-991.
17. H. Simmler, L. Levinson, R. Männer, "Multitasking on FPGA Coprocessors", Proc 10th Int'l Conf. Field Programmable Logic and Applications, Villach, Austria, August 2000, p121-130
18. VDI report vol. 1547, 9th international congress on electronics in automotives, Baden Baden, Germany, October 2000
19. T. Marescaux, A. Bartic, D. Verkest, S. Vernalde and R. Lauwereins, "Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs", Proceedings of the Field-Programmable Logic and Applications (FPL) 2002 Montpellier, France, September 2002, pp. 795-805.
20. J-Y. Mignolet, S. Vernalde, D. Verkest, R. Lauwereins, "Enabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances", Proceedings of the International Conference Engineering Reconfigurable Systems and Architecture 2002, Las Vegas, USA, June 2002, pp. 116-122.
21. T. Marescaux, J-Y. Mignolet, A. Bartic, W. Moffat, D. Verkest, S. Vernalde, R. Lauwereins, "Networks on Chip as Hardware Components of an OS for Reconfigurable Systems", Proceedings of the 13th International Conference on Field Programmable Logic and Applications, Lisbon - Portugal, September 1-3, 2003.
22. G. Wigley, D. Kearney, "The management of applications for reconfigurable computing using an operating system", Australian Computer Science Communications, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture - Volume 6, Volume 24 Issue 3, Melbourne, Australia, January 2002, pp. 73-81.
23. M. A. George, M. J. Pink, D. A. Kearney, G. B. Wigley, "Efficient Allocation of FPGA Area to Multiple Users in an Operating System for Reconfigurable Computing", Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms-ERSA'02, Las Vegas, USA, June 24-27 2002.
24. http://www.xilinx.com/
25. J. Ziv, A. Lempel: "A Universal Algorithm for Sequential Data Compression", IEEE Transactions on Information Theory, Vol. 23, No. 3, pp. 337-343.