Design and analysis of a programmable single-chip architecture for DVB-T base-band receiver

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 468-473

  Pan, Chengzhi ^a   Bagherzadeh, Nader ^a   Kamalizad, Amir Hosein ^a   Koohi, Arezou ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION POWER; DESIGN AND ANALYSIS; PERFORMANCE LOSS; RECONFIGURABLE; SEQUENTIAL MOVEMENTS; SOFTWARE SOLUTION; SOFTWARE-DEFINED RADIOS; TEMPORAL GRANULARITY;

DIGITAL SIGNAL PROCESSING; EXHIBITIONS; RECONFIGURABLE ARCHITECTURES;

DESIGN;

EID: 4143128997     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253653     Document Type: Conference Paper

References (10)

1. Digital Video Broadcasting (DVB); Framing structure, channel coding and modulation for digital terrestrial television?, ETSI EN 300 744 v1.4.1, January 2001.
2. F. Frescura, etc., ?DSP based OFDM de modulator and equalizer for professional DVB-T receivers?, IEEE Trans. Broadcasting, vol. 45, No. 3, pp. 323-332, Sept. 1999.
3. M. Speth, S. Fechtel, G. Fock, and H. Meyr, ?Optimum Receiver Design for OFDM-Based Broadband Transmission-Part II: A Case Study?, IEEE Trans. Commun., vol. 49, No. 4, pp. 571-578, Apr. 2001.
4. P. Hoeher, S. Kaiser, and P. Robertson, ?Two-dimensional pilot-symbol-Aided channel estimation by Weiner filtering?, IEEE Conference on Acoustics, Speech, and Signal Processing, vol. 3, pp. 1845-1848, 1997.
5. J. Hsu and C. Wang, ?An Area-efficient Pipelined VLSI Architecture for Decoding of Reed-Solomon Codes Based on a Time-Domain Algorithm?, IEEE Trans. Circuits and Systems for Video Technology, vol. 7, No. 6, pp. 864-871, Dec. 1997.
6. A. Anastasopoulos and K. Chugg, ?An efficient method for simulation of frequency selective isotropic Rayleigh fading?, IEEE 47th Vehicular Technology Conference, vol.3, pp. 2084-2088, May 1997.
7. ?Digital cellular telecommunications system (Phas e 2+); Radio transmission and reception?, ETSI TS 100 910 v8.9.0, Apr. 2001.
8. H. Singh, etc., ?MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications?, IEEE Trans. Computers, vol 49, No. 5, pp. 465-481, May 2000.
9. M. Lee, etc., ?Design and Implementation of the MorphoSys Reconfigurable Computing Processor?, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol.24, No.2-3, Kluwer Academic Publishers, pp. 147-164, Mar 2000.
10. Ishii, D., etc., ?Parallel variable length decoding with inverse quantization for software MPEG-2 decoders?, IEEE Workshop on Signal Processing Systems, pp. 500-509, Nov 1997.