A GFLOPS vector-DSP for broadband wireless applications

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 543-546

  Matus E ^a   Seidel, H ^a   Limberg, T ^a   Robelly, P ^a   Fettweis, G ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

PARALLEL PROCESSING SYSTEMS; SIGNAL PROCESSING; SOFTWARE PROTOTYPING; VECTORS;

SYNCHRONOUS TRANSFER MICRO-ARCHITECTURE (STA); UMC TECHNOLOGY;

BROADBAND NETWORKS;

EID: 38149065550     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320923     Document Type: Conference Paper

References (8)

1. H. Seidel, G. Cichon, E. Matúš, T. Limberg, P. Robelly and G. Fettweis, "Development and Implementation of a 3.6 GFLOP/s SIMD-DSP using the Synopsys Toolchain," in Proceedings of the 14th Synopsis User Group Conference (SNUG'05), May 2005, Munich, Germany
2. G. Cichon, P. Robelly, H. Seidel, E. Matúš, M. Bronzel and G. Fettweis, "Synchronous transfer architecture (STA)," in Proceedings of the 4th International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS'04), Samos, Greece, July 2004, pp. 126-130
3. J. P. Robelly, G.Cichon, H. Seidel, and G. Fettweis. A hw/sw design methodology for embedded simd vector signal processors. In International Journal of Embedded Systems (IJES), January 2005.
4. H. Corporaal, Microprocessor Architecture from VLIW to TTA, John Wiley & Sons, New York, 1997.
5. J. Gamec, and J. Turan, "Motion Analysis Based on Invertible Rapid Transform," Radioengineering. Vol. 8, No.2, June 1999, pp. 12-19.
6. L. R. Rabiner and C. M. Rader, eds., Digital Signal Processing, selected reprints. New York: IEEE Press, 1972.
7. T.Richter, W.Drescher, F.Engel, S.Kobayashi, V.Nikolajevic, M.Weiss, and G.Fettweis. A platform-based highly parallel digital signal processor. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'01), pages 305-308, May 2001.
8. M.Horst, K.Berkel, J. Lukkien, R. Mak, "Recursive Filtering on a Vector DSP with Linear Speedup", in Proceedings of the IEEE Int. Conf.on Application-specific Systems, Architectures, Processors (ASAP05), pages 305-308, July 2001.