메뉴 건너뛰기




Volumn 37, Issue 10, 2008, Pages 1552-1559

Low-temperature, strong SiO 2-SiO 2 covalent wafer bonding for III-V compound semiconductors-to-silicon photonic integrated circuits

Author keywords

Compound semiconductors; Hybrid integration; Photonic integrated circuits; Silicon on insulator; Wafer bonding

Indexed keywords

COMPOUND SEMICONDUCTORS; COVALENT BONDING; HYBRID INTEGRATION; LOW TEMPERATURES; LOW-TEMPERATURE PROCESSING; PHOTONIC INTEGRATED CIRCUITS; SILICON-ON-INSULATOR; WAFER BONDING;

EID: 51849093063     PISSN: 03615235     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11664-008-0489-1     Document Type: Article
Times cited : (99)

References (37)
  • 10
    • 84864177718 scopus 로고    scopus 로고
    • http://soitec.com/en/about/


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.