Performance scalability of decoupled software pipelining

Transactions on Architecture and Code Optimization

Volumn 5, Issue 2, 2008, Pages

  Rangan, Ram ^a   Vachharajani, Neil ^b,c   Ottoni, Guilherme ^b,c   August, David I ^b,c  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b PRINCETON UNIVERSITY   (United States)

^c Princeton University   (United States)

Author keywords

Decoupled software pipelining; Performance analysis

Indexed keywords

DECOUPLED SOFTWARE PIPELINING; MULTI-CORE PROCESSORS; PERFORMANCE ANALYSIS; PERFORMANCE SCALABILITY; SOFTWARE PIPELINING;

SCALABILITY;

MULTITASKING;

EID: 51149117060     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1400112.1400113     Document Type: Article

References (32)

1. BARNES, R. D., NYSTROM, E. M., SIAS, J. W., PATEL, S. J., NAVARRO, N., AND HWU, W. W. 2003. Beating in-order stalls with "Flea-Flicker" two-pass pipelining. In Proceedings of the 36th International Symposium on Microarchitecture.
2. BARNES, R. D., RYOO, S., AND HWU, W. W. 2005. "Flea-Flicker" multipass pipelining: An alternative to the high-powered out-of-order offense. In Proceedings of the 38th International Symposium on Microarchitecture. 319-330.
3. CHAPPEL, R. S., STARK, J., KIM, S. P., .REINHARDT, S. K., AND PATT, Y. N. 1999. Simultaneous subordinate microthreading. In Proceedings of the 26th International Symposium on Computer Architecture. 186-195.
4. COLLINS, J. D., WANG, H., TULLSEN, D. M., HUGHES, C., LEE, Y.-F., LAVERY, D., AND SHEN, J. P. 2001. Speculative precomputation: Long-range prefetching of delinquent loads. In Proceedings of the 28th International Symposium on Computer Architecture.
5. CYTRON, R. 1986. DOACROSS: Beyond vectorization for multiprocessors. In Proceedings of the International Conference on Parallel Processing. 836-884.
6. DAI, J., HUANG, B., LI, L., AND HARRISON, L. 2005. Automatically partitioning packet processing applications for pipelined architectures. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation. 237-248.
7. GORDON, M. I., THIES, W., KARCZMAREK, M., LIN, J., MELI, A. S., LAMB, A. A., LEGER, C., WONG, J., HOFFMANN, H., MAZE, D., AND AMARASINGHE, S. 2002. A stream compiler for communication-exposed architectures. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems. 291-303.
8. HAMMOND, L., HUBBERT, B. A., SIU, M., PRABHU, M. K., CHEN, M., AND OLUKOTUN, K. 2000. The Stanford Hydra CMP. IEEE Micro 20, 2, 71-84.
9. INTEL CORPORATION. 2002. Intel Itanium 2 Processor Reference Manual: For Software Development and Optimization. Santa Clara, CA.
10. LEE, C., POTKONJAK, M., AND MANGIONE-SMITH, W. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the 30th Annual International Symposium on Microarchitecture. 330-335.
11. LUNDSTORM, S. F. AND BARNES, G. H. 1980. A controllable MIMD architecture. In Proceedings of the International Conference on Parallel Processing. 19-27.
12. LUO, Y. AND JOHN, L.K. 2004. Efficiently evaluating speedup using sampled processor simulation. Comput. Architect. Lett.
13. OTTONI, G., RANGAN, R., STOLER, A., AND AUGUST, D. I. 2005. Automatic thread extraction with decoupled software pipelining. In Proceedings of the 38th IEEE/ACM International Symposium on Microarchitecture.
14. PADUA, D. A. 1979. Multiprocessors: Discussion of some theoretical and practical problems. Tech. Rep. UIUCDCS-R-79-990 (Nov.). Department of Computer Science, University of Illinois, Urbana, IL.
15. PENRY, D. A., VACHHARAJANI, M., AND AUGUST, D. I. 2005. Rapid development of a flexible validated processor model. In Proceedings of the 2005 Workshop on Modeling, Benchmarking, and Simulation.
16. RANGAN, R., VACHHARAJANI, N., VACHHARAJANI, M., AND AUGUST, D. I. 2004. Decoupled software pipelining with the synchronization array. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques. 177-188.
17. RANGAN, R., VACHHARAJANI, N., STOLER, A., OTTONI, G., AUGUST, D. I., AND CAI, G. Z. N. 2006. Support for high-frequency streaming in CMPs. In Proceedings of the 39th International Symposium on Microarchitecture. 259-269.
18. RO, W. W., CRAGO, S. P., DESPAIN, A. M., AND GAUDIOT, J.-L. 2006. Design and evaluation of a hierarchical decoupled architecture. J. Supercomput. 38, 3 (Dec.), 237-259.
19. ROTH, A. AND SOHI, G. S. 2001. Speculative data-driven multithreading. In Proceedings of the 7th International Symposium on High Performance Computer Achitecture.
20. SMITH, J. E. 1982. Decoupled access/execute computer architectures. In Proceedings of the 9th International Symposium on Computer Architecture. 112-119.
21. SOHI, G. S., BREACH, S., AND VIJAYKUMAR, T. N. 1995. Multiscalar processors. In Proceedings of the 22th International Symposium on Computer Architecture.
22. STEFFAN, J. G., COLOHAN, C., ZHAI, A., AND MOWRY, T. C. 2005. The stampede approach to thread-level speculation. ACM Trans. Comput. Syst. 23, 3, 253-300.
23. THIES, W., KARCZMAREK, M., AND AMARASINGHE, S. 2002. StreamIt: A language for streaming applications. In Proceedings of the 12th International Conference on Compiler Construction.
24. TRIANTAFYLLIS, S., BRIDGES, M. J., RAMAN, E., OTTONI, G., AND AUGUST, D. I. 2006. A framework for unrestricted whole-program optimization. In ACM SIGPLAN 2006 Conference on Programming Language Design and Implementation. 61-71.
25. TSAI, J.-Y., HUANG, J., AMLO, C., LILJA, D. J., AND YEW, P.-C. 1999. The superthreaded processor architecture. IEEE Trans. Comput. 48, 9, 881-902.
26. VACHHARAJANI, M., VACHHARAJANI, N., PENRY, D. A., BLOME, J. A., AND AUGUST, D. I. 2002. Microarchitectural exploration with Liberty. In Proceedings of the 35th International Symposium on Microarchitecture. 271-282.
27. VACHHARAJANI, M., VACHHARAJANI, N., AND AUGUST, D. I. 2004. The Liberty Structural Specification Language: A high-level modeling language for component reuse. In Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation (PLDI). 195-206.
28. VAJAPEYAM, S. AND MITRA, T. 1997. Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences. In Proceedings of the 24th Annual International Symposium on Computer Architecture. ACM Press, New York. 1-12.
29. WANG, P. H., WANG, H., COLLINS, J. D., GROCHOWSKI, E., KLING, R. M., AND SHEN, J. P. 2002. Memory latency-tolerance approaches for Itanium processors: Out-of-order execution vs speculative pre-computation. In Proceedings of the 8th International Symposium on High-Performance Computer Architecture. 187-196.
30. WENISCH, T. F., WUNDERLICH, R. E., FALSAFI, B., AND HOE, J. C. 2004. TurboSMARTS: Accurate microarchitecture simulation sampling in minutes. Tech. Rep. 2004-003 (Nov.). Computer Architecture Lab at Carnegie Mellon.
31. WUNDERLICH, R. E., WENISCH, T. F., FALSAFI, B., AND HOE, J. C. 2003. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA). 84-97.
32. ZHOU, H. 2005. Dual-core execution: Building a highly scalable single-thread instruction window. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques.