3D nano wire-based programmable logic

2006 1st International Conference on Nano-Networks and Workshops, Nano-Net

Volumn , Issue , 2006, Pages

  Gojman, Benjamin ^a   Rubin, Raphael ^a   Pilotto, Concetta ^a   DeHon, André ^a   Tanamoto, Tetsufumi ^b  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^b TOSHIBA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPACT LAYOUT; FUNDAMENTAL LIMITS; HIGH-QUALITY; INTERNATIONAL CONFERENCES; LOGIC DENSITIES; LOGIC STRUCTURES; MULTIPLE LAYERS; NANO-NET; NANO-NETWORKS; NATURAL PATHS; PROGRAMMABLE LOGICS; SEMICONDUCTING MATERIALS; SEMICONDUCTING NANOWIRES; SURFACE AREA; THREE DIMENSIONS; THREE-DIMENSIONAL SYSTEMS; VERTICAL LAYERS;

ELECTRIC WIRE; GALLIUM ALLOYS; GALLIUM NITRIDE; NANOSTRUCTURED MATERIALS; NANOSTRUCTURES; SEMICONDUCTING GALLIUM; SEMICONDUCTING INDIUM; SEMICONDUCTING SILICON; SEMICONDUCTING SILICON COMPOUNDS; SILICON; THREE DIMENSIONAL;

NANOWIRES;

EID: 50149097119     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANONET.2006.346223     Document Type: Conference Paper

References (25)

1. M. Crowley, A. Al-Shamma, D. Bosch, M. Farmwald, L. Fasoli, A. Ilkbahar, M. Johnson, B. Kleveland, T. Lee, T. yi Liu, Q. Nguyen, R. Scheuerlein, K. So, and T. Throp, "512Mb PROM with 8 layers of antifue/diode cells," in ISSCC, 2003, p. 284.
2. R. Reif, A. Fan, K.-N. Chen, and S. Das, "Fabrication technologies for three-dimensional integrated circuits," in ISQED, 2002, pp. 33-37.
3. Y. Tan, X. Dai, Y. Li, and D. Zhu, "Preparation of gold, platinum, palladium and silver nanoparticles by the reduction of their salts with a weak reductant-potassium bitartrate," J. Mat. Chem., vol. 13, pp. 1069-1075, 2003.
4. A. M. Morales and C. M. Lieber, "A laser ablation method for synthesis of crystalline semiconductor nanowires," Science, vol. 279, pp. 208-211, 1998.
5. Y. Cui, L. J. Lauhon, M. S. Gudiksen, J. Wang, and C. M. Lieber, "Diameter-controlled synthesis of single crystal silicon nanowires," Appl. Phys. Let., vol. 78, no. 15, pp. 2214-2216, 2001.
6. P. V. Radovanovic, C. J. Barrelet, S. Gradecak, F. Qian, and C. M. Lieber, "General syntehsis of manganese-doped II-VI and III-V semiconductor nanowires," Nanoletters, vol. 5, no. 7, pp. 1407-1411, 2005.
7. C. J. Barrelet, Y. Wu, D. C. Bell, and C. M. Lieber, "Synthesis of CdS and ZnS nanowires using single-source molecular precursors," J. Am. Chem. Soc., vol. 125, no. 38, pp. 11498-11499, 2003.
8. Z. Fan, X. Mo, C. Lou, Y. Yao, D. Wang, G. Chen, and J. G. Lu, "Structures and electrical properties for ag-tetracyanoquinodimetheane organometallic nanowires," IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 238-241, March 2005.
9. Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, "High Performance Silicon Nanowire Field Effect Transistors," Nanoletters, vol. 3, no. 2, pp. 149-152, 2003.
10. Y. Cui, X. Duan, J. Hu, and C. M. Lieber, "Doping and electrical transport in silicon nanowires," J. of Phys. Chem. B, vol. 104, no. 22, pp. 5213-5216, June 8 2000.
11. Y Huang, X. Duan, Y. Cui, L. Lauhon, K. Kim, and C. M. Lieber, "Logic gates and computation from assembled nanowire building blocks," Science, vol. 294, pp. 1313-1317, November 9 2001.
12. M. S. Gudiksen, L. J. Lauhon, J. Wang, D. C. Smith, and C. M. Lieber, "Growth of nanowire superlattice structures for nanoscale photonics and electronics," Nature, vol. 415, pp. 617-620. February 7 2002.
13. L. J. Lauhon, M. S. Gudiksen, D. Wang, and C. M. Lieber, "Epitaxial core-shell and core-multi-shell nanowire heterostructures," Nature, vol. 420, pp. 57-61, 2002.
14. D. Whang, S. Jin, and C. M. Lieber, "Nanolithography using hierarchically assembled nanowire masks," Nanoletters, vol. 3, no. 7, pp. 951-954, July 9 2003.
15. Y. Huang, X. Duan, Q. Wei, and C. M. Lieber, "Directed assembly of one-dimensional nanostructures into functional networks," Science, vol. 291, pp. 630-633, January 26 2001.
16. D. Whang, S. Jin, Y. Wu, and C. M. Lieber, "Large-scale hierarchical organization of nanowire arrays for integrated nanosystems," Nanoletters, vol. 3, no. 9, pp. 1255-1259, September 2003.
17. A. DeHon and M. J. Wilson, "Nanowire-Based Sublithographic Programmable Logic Arrays," in FPGA, February 2004, pp. 123-132.
18. A. DeHon, "Nanowire-Based Programmable Architectures," ACM J. Emerg. Technol. Comput. Syst., vol. 1, no. 2, pp. 109-162, 2005.
19. A. DeHon, P. Lincoln, and J. Savage, "Stochastic Assembly of Sublitho-graphic Nanoscale Interfaces," IEEE Trans. Nanotechnol., vol. 2, no. 3, pp. 165-174, 2003.
20. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni- Vincentelli, "SIS: A system for sequential circuit synthesis," University of California, Berkeley, UCB/ERL M92/41, May 1992.
21. D. Chen, J. Cong, M. Ercegovac, and Z. Huang, "Performance-driven mapping for CPLD architectures," IEEE Trans. Computer-Aided Design, vol. 22, no. 10, pp. 1424-1431, October 2003.
22. V. Betz and J. Rose, "VPR: A new packing, placement, and routing tool for FPGA research," in FPL, ser. LNCS, W. Luk, P. Y. K. Cheung, and M. Glesner, Eds., no. 1304. Springer, August 1997, pp. 213-222.
23. C. Ababei, H. Mogal, P. Maidee, and K. Bazargan, "TPR: Three-dimensional place and route for 3D FPGAs," 〈http://mountains. ece.umn.edu/~kia/Download/tpr.html〉, June 2004.
24. C. Ababei, Y. Feng, B. Goplen, H. Mogal, T. Zhang, and K. B. ad Sachin Sapatnekar, "Placement and routing in 3D integrated circuits," IEEE Des. Test. Comput., vol. 22, no. 6, pp. 520-531, November-December 2005.
25. V. Betz and J. Rose, "FPGA Place-and-Route Challenge," 〈http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html〉, 1999.