Adaptive history-based memory schedulers

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2004, Pages 343-354

  Hur, Ibrahim ^a,b   Lin, Calvin ^c  

^a The University of Texas at Austin   (United States)

^b IBM   (United States)

^c University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIFO ORDER; IBM (CO); MEMORY PERFORMANCE; MEMORY SCHEDULING;

BENCHMARKING; COMPUTER HARDWARE; CONTROL EQUIPMENT; DECISION MAKING; DYNAMIC RANDOM ACCESS STORAGE; ENCODING (SYMBOLS); SCHEDULING; THROUGHPUT;

STORAGE ALLOCATION (COMPUTER);

EID: 21644455082     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2004.4     Document Type: Conference Paper

References (17)

1. D. Bailey, E. Barszcz, J. Barton, D. Browning, R. Carter, L. Dagum, R. Fatoohi, S. Fineberg, P. Frederickson, T. Lasinski, R. Schreiber, H. Simon, V. Venkatakrishnan, and S. Weeratunga. The NAS parallel benchmarks (94). Technical report, RNR Technical Report RNR-94-007, March 1994.
2. J. Carter, W. Hsieh, L. Stoller, M. Swanson, L. Zhang, E. Brunvand, A. Davis, C.-C. Kuo, R. Kuramkote, M. Parker, L. Schaelicke, and T. Tateyama. Impulse: Building a smarter memory controller. In Proceedings of the The Fifth International Symposium on High Performance Computer Architecture, page 70. IEEE Computer Society, 1999.
3. A. Charlesworth, N. Aneshansley, M. Haakmeester, D. Drogichen, G. Gilbert, R. Williams, and A. Phelps. The starfire smp interconnect. In Proceedings of the 1997 ACM/IEEE Conference on Supercomputing (CDROM), pages 1-20. ACM Press, 1997.
4. J. Clabes, J. Friedrich, M. Sweet, J. DiLullo, S. Chu, D. Plass, J. Dawson, P. Muench, L. Powell, M. Floyd, B. Sinharoy, M. Lee, M. Goulet, J. Wagoner, N. Schwartz, S. Runyon, G. Gorman, P. Restle, R. Kalla, J. McGill, and S. Dodson. Design and implementation of the Power5 microprocessor. In Proceedings of the 41st Annual Conference on Design Automation, pages 670-672, 2004.
5. H. G. Cragon. Memory Systems and Pipelined Processors. Jones and Bartlett, 1996.
6. Z. Cvetanovic. Performance analysis of the Alpha 21364-based HP GS1280 multiprocessor. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 218-229. ACM Press, 2003.
7. R. Kalla, B. Sinharoy, and J. Tendler. IBM Power5 chip: A dual-core multithreaded processor. IEEE Micro, 24(2):40-47, 2004.
8. B. Khailany, W. J. Dally, U. J. Kapasi, P. Mattson, J. Namkoong, J. D. Owens, B. Towles, A. Chang, and S. Rixner. Imagine: Media processing with streams. IEEE Micro, 21(2):35-46, 2001.
9. J. D. McCalpin. Stream: Sustainable memory bandwidth in high performance computers. Technical report, http://www.cs.virginia.edu/stream/.
10. S. A. McKee, W. A. Wulf, J. H. Aylor, M. H. Salinas, R. H. Klenke, S. I. Hong, and D. A. B. Weikle. Dynamic access ordering for streamed computations. IEEE Trans. Comput., 49(11):1255-1271, 2000.
11. S. A. Moyen Access ordering and effective memory band-width. PhD thesis, University of Virginia, 1993.
12. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 128-138, June 2000.
13. S. L. Scott. Synchronization and communication in the T3E multiprocessor. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 26-36. ACM Press, 1996.
14. J. M. Tendler, J. S. Dodson, J. S. Fields Jr., H. Lee, and B. Sinharoy. Power4 system microarchitecture. IBM Journal of Research and Development, 46(1): 5-26, 2002.
15. M. Valero, T. Lang, J. M. Llaber, M. Peiron, E. Ayguade;, and J. J. Navarra. Increasing the number of strides for conflict-free vector access. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 372-381. ACM Press, 1992.
16. R. Vuduc, J. W. Demmel, K. A. Yelick, S. Kamil, R. Nishtala, and B. Lee. Performance optimizations and bounds for sparse matrix-vector multiply. In Proceedings of the 2002 ACM/IEEE Conference on Supercomputing, pages 1-35. IEEE Computer Society Press, 2002.
17. C. Zhang and S. A. McKee. Hardware-only stream prefetching and dynamic access ordering. In Proceedings of the 14th International Conference on Supercomputing, pages 167-175. ACM Press, 2000.