Pipelined heap (priority queue) management for advanced scheduling in high-speed networks

IEEE/ACM Transactions on Networking

Volumn 15, Issue 2, 2007, Pages 450-461

  Ioannou, Aggelos ^a,b   Katevenis, Manolis G H ^a,b  

^a INSTITUTE OF COMPUTER SCIENCE   (Greece)

^b UNIVERSITY OF CRETE   (Greece)

Author keywords

High speed network scheduling; Pipelined hardware heap; Priority queue; Synthesizable core; Weighted fair queueing; Weighted round robin

Indexed keywords

DATA STRUCTURES; PIPELINE PROCESSING SYSTEMS; QUALITY OF SERVICE; QUEUEING NETWORKS; ROUTERS; STATIC RANDOM ACCESS STORAGE;

HIGH-SPEED NETWORK SCHEDULING; PIPELINED HARDWARE HEAP; PRIORITY QUEUE; WEIGHTED FAIR QUEUEING; WEIGHTED ROUND ROBIN;

HIGH SPEED NETWORKS;

EID: 34247188439     PISSN: 10636692     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNET.2007.892882     Document Type: Article

References (20)

1. J. Bennett and H. Zhang, "Hierarchical packet fair queueing algorithms," IEEE/ACM Trans. Netw., vol. 5, no. 5, pp. 675-689, Oct. 1997.
2. R. Bhagwan and B. Lin, "Fast and scalable priority queue architecture for high-speed network switches," in Proc. IEEE INFOCOM 2000, Tel Aviv, Israel, Mar. 2000, vol. 2, pp. 538-547 [Online]. Available: http://www.ieee-infocom.org/2000/papers/565.ps
3. R. Brown, "Calendar queues: A fast O(1) priority queue implementation for the simulation event set problem," Commun. ACM, vol. 31, no. 10, pp. 1220-1227, Oct. 1988.
4. H. J. Chao, "A novel architecture for queue management in the ATM network," IEEE J. Sel. Areas Commun., vol. 9, no. 7, pp. 1110-1118, Sep. 1991.
5. H. J. Chao, H. Cheng, Y. Jeng, and D. Jeong, "Design of a generalized priority queue manager for ATM switches," IEEE J. Sel. Areas Commun. vol. 15, no. 5, pp. 867-880, Jun. 1997.
6. H. J. Chao, Y. Jeng, X. Guo, and C. Lam, "Design of packet-fair queueing schedulers using a RAM-based searching engine," IEEE J. Sel. Areas Commun., vol. 17, no. 6, pp. 1105-1126, Jun. 1999.
7. K. Harteros, "Fast parallel comparison circuits for scheduling," M.S. thesis, Dept. of Comput. Sci., Univ. of Crete, Crete, Greece, Mar. 2002, and Tech. Rep. FORTH-ICS/TR-304, Inst. of Comput. Sci., FORTH, Heraklio, Crete, Greece.
8. A. D. Ioannou, "An ASIC core for pipelined heap management to support scheduling in high speed networks," M.S. thesis, Dept. of Computer Sci., Univ. of Crete, Crete, Greece, Nov. 2000, and Tech. Rep. FORTH-ICS/TR-278, Inst. of Comput. Sci., FORTH, Heraklio, Crete, Greece.
9. A. Ioannou and M. Katevenis, "Pipelined heap (priority queue) management for advanced scheduling in high-speed networks," in Proc. IEEE Int. Conf. Communications (ICC'2001), Helsinki, Finland, Jun. 2001, pp. 2043-2047 [Online]. Available: http://archvlsi.ics.forth.gr/muqpro/queueMgt.html
10. D. Jones, "An empirical comparison of priority-queue and event-set implementations," Commun. ACM, vol. 29, no. 4, pp. 300-311, Apr. 1986.
11. M. Katevenis, "Fast switching and fair control of congested flow in broadband networks," IEEE J. Sel. Areas Commun., vol. 5, no. 8, pp. 1315-1326, Oct. 1987.
12. M. Katevenis, S. Sidiropoulos, and C. Courcoubetis, "Weighted round-robin cell multiplexing in a general-purpose ATM switch chip," IEEE J. Sel. Areas Commun., vol. 9, no. 8, pp. 1265-1279, Oct. 1991.
13. M. Katevenis, D. Serpanos, and E. Markatos, "Multi-queue management and scheduling for improved QoS in communication networks," in Proc. EMMSEC'97, Florence, Italy, Nov. 1997, pp. 906-913 [Online]. Available: http://archvlsi.ics.forth.gr/html_papers/EMMSEC97/paper.html
14. S. Keshav, An Engineering Approach to Computer Networking. Norwell, MA: Addison Wesley, 1997.
15. A. Nikologiannis and M. Katevenis, "Efficient per-flow queueing in DRAM at OC-192 line rate using out-of-order execution techniques," in IEEE Int. Conf. Communications (ICC'2001), Helsinki, Finland, Jun. 2001, pp. 2048-2052 Online. Available: http://archvlsi.ics.forth.gr/ muqpro/queueMgt.html
16. G. Kornaros, C. Kozyrakis, P. Vatsolaki, and M. Katevenis, "Pipelined multi-queue management in a VLSI ATM switch chip with credit-based flow control," in Proc. 17th Conf. Advanced Research in VLSI (ARVLSI'97) Ann Arbor, MI, Sep. 1997, pp. 127-144 Online. Available: http://archvlsi.ics.forth.gr/atlasI/ atlasI_arvlsi97.ps.gz
17. V. Kumar, T. Lakshman, and D. Stiliadis, "Beyond best effort: Router architectures for the differentiated services of tomorrow's Internet," IEEE Commun. Mag., vol. 36, no. 5, pp. 152-164, May 1998.
18. I. Mavroidis, "Heap management in hardware" Inst. Comput. Sci., Crete, Greece, Tech. Rep. FORTH-ICS/TR-222 [Online]. Available: http://archvlsi.ics.forth.gr/muqpro/heapMgt.html, FORTH
19. D. Stephens, J. Bennett, and H. Zhang, "Implementing scheduling algorithms in high-speed networks," IEEE J. Sel. Areas Commun. vol. 17, no. 6, pp. 1145-1158, Jun. 1999.
20. H. Zhang, "Service disciplines for guaranteed performance in packet switching networks," Proc. IEEE, vol. 83, no. 10, pp. 1374-1396, Oct. 1995.