CIGAR: Application partitioning for a CPU/coprocessor architecture

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2007, Pages 317-326

  Kelm, John H ^a   Gelado, Isaac ^b   Murphy, Mark J ^a   Navarro, Nacho ^b   Lumetta, Steve ^a   Hwu, Wen Mei ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; DATA STRUCTURES; FILE ORGANIZATION; PARALLEL PROCESSING SYSTEMS; TURBO CODES;

APPLICATION DATA; APPLICATION DEVELOPERS; APPLICATION PARTITIONING; CO-PROCESSORS; COMPILATION TECHNIQUES; DATA-PARALLEL; DEVELOPMENT PLATFORM; DEVELOPMENT TOOLS; INTERNATIONAL CONFERENCES; LINUX - OPERATING SYSTEM; PARALLEL ARCHITECTURES; PROFILING TOOLS; PROTOTYPING PLATFORMS; SOFT-CORE PROCESSORS;

SOFTWARE PROTOTYPING;

EID: 47849096658     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2007.13     Document Type: Conference Paper

References (25)

1. ASANOVIC, K., AND ET AL. The landscape of parallel computing research: A view from berkeley. Tech. Rep. UCB/EECS-2006-183, EECS Department, University of California, Berkeley, Dec 2006.
2. GONZALEZ, R. E. A software-configurable processor architecture. IEEE Micro 26, 5 (2006), 42-51.
3. GSCHWIND, M., AND ET AL. Synergistic processing in cell's multicore architecture. IEEE Micro 26, 2 (2006), 10-24.
4. HAUSER, J. R., AND WAWRYZNEK, J. Garp: A MIPS processor with a reconfigurable coprocessor. In IEEE Symposium on FPGAs for Custom Computing Machines (1997).
5. HERLIHY, M., AND MOSS, J. E. B. Transactional memory: architectural support for lock-free data structures. In ISCA '93: Proceedings of the 20th annual international symposium on Computer architecture (New York, NY, USA, 1993), ACM Press, pp. 289-300.
6. JACOB, J. A., AND CHOW, P. Memory interfacing and instruction specification for reconfigurable processors. In FPGA '99: Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays (New York, NY, USA, 1999), ACM Press, pp. 145-154.
7. KARURI, K., AND ET AL. Fine-grained application source code profiling for ASIP design. In DAC '05: Proceedings of the 42nd annual conference on Design automation (New York, NY, USA, 2005), ACM Press, pp. 329-334.
8. KNIGHT, T. F. An architecture for mostly functional languages. In Proceedings of ACM Lisp and Functional Programming Conference. Aug 1986, pp. 500-519.
9. KONGETIRA, P., AINGARAN, K., AND OLUKOTUN, K. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro 25, 2 (2005), 21-29.
10. KUMAR, R., AND ET AL. Single-ISA heterogeneous multicore architectures: The potential for processor power reduction. MICRO (2003), 81-92.
11. KUMAR, R., AND ET AL. Single-ISA heterogeneous multicore architectures for multithreaded workload performance. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA04) (2004).
12. LUK, C.-K., AND ET AL. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI '05: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation (New York, NY, USA, 2005), ACM Press, pp. 190-200.
13. MADDIMSETTY, R. P., BUHLER, J., CHAMBERLAIN, R. D., FRANKLIN, M. A., AND HARRIS, B. Accelerator design for protein sequence HMM search. In ICS '06: Proceedings of the 20th annual international conference on Supercomputing (New York, NY, USA, 2006), ACM Press, pp. 288-296.
14. RAMANATHAN, R. Extending the world's most popular processor architecture. Whitepaper, Intel, September 2006.
15. SALAPURA, V., AND ET AL. Power and performance optimization at the system level. In CF '05: Proceedings of the 2nd conference on Computing frontiers (New York, NY, USA, 2005), ACM Press, pp. 125-132.
16. SANKARALINGAM, K., KECKLER, S. W., MARK, W. R., AND BURGER, D. Universal mechanisms for data-parallel architectures. In MICRO 36: Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture (Washington, DC, USA, 2003), IEEE Computer Society, p. 303.
17. SINGH, H., AND ET AL. MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers 49, 5 (2000), 465-481.
18. SINHAROY, B., AND ET AL. Power5 system microarchitecture. IBM J. Res. Dev. 49, 4/5 (2005), 505-521.
19. STAFF, N. NVIDIA CUDA: Programming Guide, 0.8 ed. NVIDIA, February 2007.
20. SURESH, D. C., AND ET AL. Profiling tools for hardware/software partitioning of embedded applications. In LCTES '03: Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems (New York, NY, USA, 2003), ACM Press, pp. 189-198.
21. VASSILIADJS, S., HAKKENNES, E., WONG, J., AND PECHANEK, G. The sum-absolute-difference motion estimation accelerator. In Proceedings of Euromicro Conference (1998).
22. VEEN, A. H. Dataflow machine architecture. ACM Comput. Surv. 18, 4 (1986), 365-396.
23. WITTIG, R., AND CHOW, P. OneChip: An FPGA processor with reconfigurable logic. In IEEE Symposium on FPGAs for Custom Computing Machines (Los Alamitos, CA, 1996), K. L. Pocek and J. Arnold, Eds., IEEE Computer Society Press, pp. 126-135.
24. XILINX STAFF. Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet, October 2005.
25. XILINX STAFF. MicroBlaze Processor Reference Guide, 6.0 ed. Xilinx, June 2006.