The art of deception: Adaptive precision reduction for area efficient physics acceleration

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2007, Pages 394-406

  Yeh, Thomas Y ^a   Faloutsos, Petros ^a   Ercegovac, Milos ^a   Patel, Sanjay J ^b   Reinman, Glenn ^a  

^a Engineering IV

^b AGEIA Technologies

Author keywords

[No Author keywords available]

Indexed keywords

AREA EFFICIENT; CONTENT CREATION; DYNAMIC PRECISION; FLOATING POINT (FP); FLOATING-POINT UNIT (FPU); IMMERSIVE; INTERACTIVE ENTERTAINMENT; INTERACTIVE FRAME RATES; INTERNATIONAL SYMPOSIUM; MICRO ARCHITECTURES; PHYSICS SIMULATION; PHYSICS-BASED ANIMATION; REDUCED PRECISION;

ANIMATION; BUBBLES (IN FLUIDS);

DIGITAL ARITHMETIC;

EID: 47349114260     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2007.9     Document Type: Conference Paper

References (35)

1. Open dynamics engine. http://www.ode.org/ode-latestuserguide.html.
2. Physicsbench. http://sourceforge.net/projects/physicsbench/.
3. AGEIA. Physx product overview. www.ageia.com.
4. C. Alvarez, J. Corbal, and M. Valero. Fuzzy memoization for floating-point multimedia applications. In IEEE Transactions on Computers, 2005.
5. E. Atoofian and A. Baniasadi. Improving energy-efficiency by bypassing trivial computations. In The 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS), 2005.
6. D. Baraff. Physically Based Modeling: Principals and Practice. SIGGRAPH Online Course Notes, 1997.
7. R. Barzel, J. Hughes, and D. Wood. Plausible motion simulation for computer graphics animation. In Computer Animation and Simulation, 1996.
8. A. W. Burks, H. H. Goldstine, and J. von Neumann. Preliminary discussion of the logical design of an electronics computing instrument. Computer Structures: Reading and Examples, McGraw-Hill Inc., 1971.
9. G. Chen, H. Chen, M. Haurylau, N. A. Nelson, D. H. Albonesi, P. M. Fauchet, and E. G. Friedman. On-chip copper-based vs. optical interconnects: Delay uncertainty, latency, power, and bandwidth density comparative predictions. In IEEE International Interconnect Technology Conference, 2006.
10. D. Citron and D. G. Feitelson. Look it up or do the math: An energy, area, and timing analysis of instruction reuse and memoization. In Workshop on Power-Aware Computer Systems, 2003.
11. F. Fang, T. Chen, and R. Rutenbar. Lightweight floating-point arithmetic: Case study of inverse discrete cosine transform. EURASIP Journal on Signal Processing, Special Issue on Applied Implementation of DSP and Communication, 2002.
12. D. Goddeke, R. Strzodka, and S. Turek. Performance and accuracy of hardware-oriented native-, emulated- and mixedprecision solvers in fem simulations. In International Journal of Parallel, Emergent and Distributed Systems, 2006.
13. Havok. http://www.havok.com/content/view/187/77.
14. P. Hofstee. Power efficient architecture and the cell processor. In HPCA11, 2005.
15. C. J. Hughes, R. Grzeszczuk, E. Sifakis, D. Kim, S. Kumar, A. P. Selle, J. Chhugani, M. Holliman, and Y. Chen. Physical simulation for animation and visual effects: Parallelization and characterization for chip multiprocessors. In 34th Annual International Symposium on Computer Architecture, 2007.
16. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara, a 32-way multithreaded sparc processor. In IEEE Micro, 2005.
17. K. Krewell. Ultrasparc iv mirrors predecessor. In Microprocessor Report, 2003.
18. R. Kumar, N. P. Jouppi, and D. M. Tullsen. Conjoined-core chip multiprocessing. In The 37th International Symposium on Microarchitecture (MICRO), 2004.
19. M. Lipasti, C. Wilkerson, and J. Shen. Value locality and load value prediction. In Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 138.147, Oct. 1996.
20. M. Matthias, B. Heidelberger, M. Hennix, and J. Ratcliff. Position based dynamics. In Proceedings of the 3rd Workshop in Virtual Reality Interactions and Physical Simulation, 2006.
21. H. Oh, S. M. Mueller, C. Jacobi, K. D. Tran, S. R. Cottier, B. W. Michael, H. Nishikawa, Y. Totsuka, T. Namatame, N. Yano, T. Machida, and S. Dhong. A fully pipelined single-precision floating-point unit in the synergistic processor element of a cell processor. In IEEE Journal of Solid-State Circuits, 2006.
22. K. Olukoton, B. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The case for a single-chip multiprocessor. In ASPLOS-VII, 1996.
23. C. O'Sullivan, S. Howlett, R. McDonnell, Y. Morvan, and K. O'Conor. Perceptually adaptive graphics. In Eurographics 2004, State of the Art Report, 2004.
24. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC simulator, January 2005. http://sesc.sourceforge.net.
25. S. E. Richardson. Caching function results: Faster arithmetic by avoiding unnecessary computation. In IEEE Symposium on Computer Arithmetic, 1993.
26. S. E. Richardson. Exploiting trivial and redundant computation. 1993.
27. A. Seugling and M. Rolin. Evaluation of physics engines and implementation of a physics module ina 3d-authoring tool. In Master's Thesis, 2006.
28. A. Shayesteh, G. Reinman, N. Jouppi, S. Sair, and T. Sherwood. Improving the performance and power efficiency of shared helpers in cmps. In International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2006.
29. D. Sheahan. Developing and tuning applications on ultrasparc t1 chip multithreading systems. In Sun Blue Prints Online, 2007.
30. P. Shivakumar and N. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model. Compaq WRL 2001/2, 2001.
31. V. Soteriou, N. Eisley, H. Wang, B. Li, and L. Peh. Polaris: A system-level roadmap for on-chip interconnection networks. In Proceedings of the 24th International Conference on Computer Design, 2006.
32. T. Y. Yeh, P. Faloutsos, S. J. Patel, and G. Reinman. Parallax: An architecture for real-time physics. In The 34th International Symposium on Computer Architecture (ISCA), 2007.
33. T. Y. Yeh, P. Faloutsos, and G. Reinman. Enabling real-time physics simulation in future interactive entertainment. In ACM SIGGRAPH Video Game Symposium, 2006.
34. T. Y. Yeh, G. Reinman, S. J. Patel, and P. Faloutsos. Fool me twice: Exploring and exploiting error tolerance in physics-based animation. In 2007 ACM Transactions on Graphics (TOG) - accepted with major revisions. http://www.cs.ucla.edu/ tomyeh/tog07.pdf.
35. J. Yi and D. Lilja. Improving processor performance by simplifying and bypassing trivial computations. In IEEE International Conference on Computer Design: VLSI in computers and Processors (ICCD), 2002.